Algorithms incorporating concurrency and caching by Fineman, Jeremy T
Algorithms Incorporating Concurrency and Caching
by
Jeremy T. Fineman
Submitted to the Department of Electrical Engineering and Computer Science
in partial fulfillment of the requirements for the degree of
Doctor of Philosophy
at the
MASSACHUSETTS INSTITUTE OF TECHNOLOGY
September 2009
© Massachusetts Institute of Technology 2009. All rights reserved.
Author ..............................
Department of ElectricalEngineding and Computer Science
September 4, 2009
Certified by ................ .................... . ... ..
Charles E. Leiserson
Professor
Thesis Supervisor
Accepted by ...........
Professor Terry P. Orlando
Chairman, Department Committee on Graduate Students
Electrical Engineering and Computer Science
ARCHWEO
MASSACHUSETTS INSTfWiJE
OF TECHNOLOGY
SEP 3 0 2009
LIBRARIES

Algorithms Incorporating Concurrency and Caching
by
Jeremy T. Fineman
Submitted to the Department of Electrical Engineering and Computer Science
on September 4, 2009, in partial fulfillment of the
requirements for the degree of
Doctor of Philosophy
Abstract
This thesis describes provably good algorithms for modern large-scale computer systems, including
today's multicores. Designing efficient algorithms for these systems involves overcoming many
challenges, including concurrency (dealing with parallel accesses to the same data) and caching
(achieving good memory performance.)
This thesis includes two parallel algorithms that focus on testing for atomicity violations in
a parallel fork-join program. These algorithms augment a parallel program with a data structure
that answers queries about the program's structure, on the fly. Specifically, one data structure,
called SP-ordered-bags, maintains the series-parallel relationships among threads, which is vital
for uncovering race conditions (bugs) in the program. Another data structure, called XConflict,
aids in detecting conflicts in a transactional-memory system with nested parallel transactions. For a
program with work T and span To, maintaining either data structure adds an overhead of PT, to
the running time of the parallel program when executed on P processors using an efficient scheduler,
yielding a total runtime of O(T1/P + PTo). For each of these data structures, queries can be
answered in 0(1) time.
This thesis also introduces the compressed sparse rows (CSB) storage format for sparse matri-
ces, which allows both Ax and ATx to be computed efficiently in parallel, where A is an n x n
sparse matrix with nnz > n nonzeros and x is a dense n-vector. The parallel multiplication al-
gorithm uses e(nnz) work and O(V/-/ log n) span, yielding a parallelism of e(nnz / Vlog n),
which is amply high for virtually any large matrix.
Also addressing concurrency, this thesis considers two scheduling problems. The first schedul-
ing problem, motivated by transactional memory, considers randomized backoff when jobs have
different lengths. I give an analysis showing that binary exponential backoff achieves makespan
V2e( 1v6 i- ) with high probability, where V is the total length of all n contending jobs. This
bound is significantly larger than when jobs are all the same size. A variant of exponential backoff,
however, achieves makespan of O(V log V) with high probability. I also present the size-hashed
backoff protocol, specifically designed for jobs having different lengths, that achieves makespan
O(V log3 log V) with high probability.
The second scheduling problem considers scheduling n unit-length jobs on m unrelated ma-
chines, where each job may fail probabilistically. Specifically, an input consists of a set of n jobs,
a directed acyclic graph G describing the precedence constraints among jobs, and a failure proba-
bility qij for each job j and machine i. The goal is to find a schedule that minimizes the expected
makespan. I give an O(log log(min {m, n}))-approximation for the case of independent jobs (when
there are no precedence constraints) and an O(log(n + m) log log(min {m, n}))-approximation al-
gorithm when precedence constraints form disjoint chains. This chain algorithm can be extended
into one that supports precedence constraints that are trees, which worsens the approximation by
another log(n) factor.
To address caching, this thesis includes several new variants of cache-oblivious dynamic dic-
tionaries. A cache-oblivious dictionary fills the same niche as a classic B-tree, but it does so with-
out tuning for particular memory parameters. Thus, cache-oblivious dictionaries optimize for all
levels of a multilevel hierarchy and are more portable than traditional B-trees. I describe how
to add concurrency to several previously existing cache-oblivious dictionaries. I also describe
two new data structures that achieve significantly cheaper insertions with a small overhead on
searches. The cache-oblivious lookahead array (COLA) supports insertions/deletions and searches
in O((1/B) log N) and O(log N) memory transfers, respectively, where B is the block size, M
is the memory size, and N is the number of elements in the data structure. The xDict supports
these operations in O((1/1B 1-E) logB(N/M)) and O((1/)0logB(N/M)) memory transfers, re-
spectively, where 0 < E < 1 is a tunable parameter.
Also on caching, this thesis answers the question: what is the worst possible page-replacement
strategy? The goal of this whimsical chapter is to devise an online strategy that achieves the highest
possible fraction of page faults / cache misses as compared to the worst offline strategy. I show that
there is no deterministic strategy that is competitive with the worst offline. I also give a randomized
strategy based on the most recently used heuristic and show that it is the worst possible page-
replacement policy. On a more serious note, I also show that direct mapping is, in some sense, a
worst possible page-replacement policy.
Finally, this thesis includes a new algorithm, following a new approach, for the problem of
maintaining a topological ordering of a dag as edges are dynamically inserted. The main result
included here is an O(n 2 log n) algorithm for maintaining a topological ordering in the presence
of up to m < n(n - 1)/2 edge insertions. In contrast, the previously best algorithm has a total
running time of O(min { m3/ 2, n5/2 }). Although these algorithms are not parallel and do not exhibit
particularly good locality, some of the data structural techniques employed in my solution are similar
to others in this thesis.
Thesis Supervisor: Charles E. Leiserson
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Chapter 1
Introduction
This thesis explores algorithms and data structures motivated by and designed for modem large-
scale computer systems, such as multicore computers. Achieving good performance on these ma-
chines entails designing algorithms that achieve good parallelism, thereby utilizing multiple pro-
cessors effectively, and that have good locality, exploiting the cache to attain good memory per-
formance. The goal of this thesis is to study various techniques for parallel and cache-efficient
(specifically, so-called cache-oblivious) algorithms. Many of the solutions described in this thesis
are data structural in nature, and many of the solutions exploit amortization in the analysis. Much
of this thesis is really a study of amortized data structures in the context of practical problems
motivated by modem computers.
Recently, most hardware vendors have abandoned their singlecore chips in favor of multicore
designs. Intel, for example, announced in 2005 that their focus would be on multicore chips. Al-
though most common machines today have between 2 and 8 cores, a general belief is that the num-
ber of cores will double every silicon generation (see, for example, [28]). Hence, highly parallel
algorithms are necessary to exploit the full power of these machines.
Network
Figure 1-1: The machine model used for most of the algorithms in this thesis. Each processor is connected
to a private fast memory, called the cache. Processors communicate through the shared main memory.
Throughout most of this thesis, I consider algorithms designed for a shared-memory machine,
such as the one shown in Figure 1-1 (see also [117, Chapter 4]). As shown, each identical processor
is connected to a private fast memory, called the cache. Processors are connected to main memory
- I ii ~ I I
Locality
Figure 1-2: A chart showing how much locality and parallelism are expressed by each of the chapters in
this thesis. The points here are subjective and should be taken as a guideline only. The x-axis here plots
locality, with points towards the right exploiting the cache more effectively. The y-axis indicates concurrency
or parallelism with higher points representing algorithms with more parallelism.
through some network, which is abstracted away throughout this thesis. Accessing the cache is
much cheaper than accessing the shared memory, and thus good algorithms should exhibit locality
to exploit the cache. In general, my algorithms are designed for a symmetric multiprocessor (SMP),
in which all memory locations (not currently residing in a cache) have the same access cost by each
processor. My performance analyses depend on the uniform access cost, but algorithmic correctness
does not. These algorithms thus apply to nonuniform access machines (NUMA), and the presence
of locality in the algorithms suggests good performance there as well. Moreover, although Figure 1-
1 shows only a single level of cache and a slow memory, many of the algorithms presented in this
thesis generalize effectively to multilevel memory or cache hierarchies. In fact, one of the reasons I
consider cache-oblivious algorithms is that cache-oblivious algorithms automatically generalize to
multilevel memory hierarchies.
Figure 1-1 is consistent with common multicore processors today, such as all present Intel and
AMD chips. Other types of multicores exist, such as the Sony-Toshiba-IBM Cell Broadband Engine
with heterogeneous processors, or the Cray MTA with no caches. Although the algorithms in this
thesis are not specifically designed for those types of machines, many of the techniques presented
here may still be applicable.
Figure 1-2 shows a subjective chart of the locality and parallelism expressed by the algorithms
within this thesis. The goal is to achieve algorithms in the upper-right, like those in Chapters 6
and 8, achieving both good locality and parallelism. As a step in this direction, I also consider
algorithms that achieve either parallelism or locality. Chapters 2-6 and Chapter 8 address concur-
rency, whereas Chapters 7-11 address caching and locality. Chapters 2-5 are more infrastructural
in nature, whereas Chapters 6 and 12 address algorithms at the library or application level.
Contributions
One of the key difficulties in designing parallel algorithms is coping with concurrent accesses to
shared data. In some cases (e.g., the algorithm in Chapter 6), parallel tasks may be scheduled such
that no two contending tasks execute at the same time. In this case, however, the parallel algorithm
-- w~-~ar- I I -- 1 ~1 __I -:--
must be structured to facilitate this scheduling, which is not a trivial task.
Much of this thesis focuses on more complex interactions among processors. When two parallel
tasks operate on the same data, some mechanism for handling critical sections is required, in the
form of semaphores [831 (or locks), or, more recently, transactional memory [119]. Dealing with
critical sections adds more difficulty to the implementation of parallel codes. If the critical sections
are too large, then parallelism decreases. If the critical sections are smaller, then the program be-
comes more complex. Complex parallel codes are prone to bugs like race conditions and deadlock.
Moreover, it is not generally well-understood how to design algorithms that achieve provably good
performance bounds while using locks or transactions.
This thesis makes two major contributions with respect to concurrency control. First, I pro-
vide algorithms that help the programmer to write correct parallel codes using locks or transactions,
either by uncovering race bugs in programs with locks (Chapter 2) or by supporting conflict detec-
tion in a highly parallel transactional-memory system (Chapter 3). Second, these are themselves
examples of parallel algorithms that achieve provably good performance despite their use of locks
internally. Moreover, the solutions here include a novel approach for amortizing the cost of locking
against the span of the computation.
Another goal of this thesis is to construct algorithms with good locality, thereby efficiently using
memory caches on the machine. For large data sets, the cost of memory accesses may dominate the
total runtime of an algorithm. Fortunately, memory is transferred in large chunks, and so by orga-
nizing data cleverly (to introduce locality), we can exploit the cache and drive down the total cost of
the memory accesses. Most notably, my work on caching focuses on cache-oblivious dictionaries in
Chapters 7-10. Many of the parallel algorithms included in this thesis, moreover, are structured to
achieve some level of locality (notably, the algorithm in Chapter 6, but also to a lesser degree those
algorithms in Chapters 2 and 3).
As a whole, this thesis aims to study many techniques for designing provably good parallel
algorithms, also including some that use locks, and cache-oblivious algorithms.
Chapters 2 and 3 addresses mutual exclusion for fork-join programs t , providing tools that make
it easier to guarantee program correctness. Both of these chapters describe solutions that are in-
tended to be integrated into a parallel runtime system, essentially augmenting a parallel program
with additional data structures to answer questions about the program as it is running. These algo-
rithms essentially operate on input fork-join programs and augment them to address certain prob-
lems. Both of the parallel algorithms described in these chapters maintain a shared data structure that
is accessed concurrently using locks for mutual exclusion. The analysis includes a novel technique
for amortizing the cost of locking against the "span" of the underlying program. For a program with
work (serial running time) T1 and span (also called critical-path length or depth) T,, maintaining
the centralized data structures in either of these chapters adds an overhead of O(PTo) to the run-
ning time of the parallel program when executed on P processors using an efficient scheduler. In
contrast, the program without augmentation can be executed in O(T 1/P + T) time. For both of
these data structures, relevant queries can be answered in 0(1) time without acquiring any locks.
Chapter 2 address the problem of series-parallel maintenance, determining whether the struc-
ture of the program allows for two particular tasks to execute in parallel. Specifically, are tasks u
and v logically serial or parallel? Answering this question is a key component of race detectors
tools for uncovering race bugs in the program. Chapter 2 describes three algorithms, the serial SP-
order and SP-fast bags algorithms, and the parallel SP-ordered-bags algorithm. Consider a parallel
program with T1 work and To span. When augmented with SP-order or SP-fast-bags, the program
'Fork-join programs are a restricted class of parallel programs with well-structured parallelism. Languages such as
Cilk [54], NESL [53], and libraries such as TBB [174] all provide fork-join parallelism.
can be executed in O(TI) time on a single processor while supporting queries in 0(1) time. Both
of these algorithms can be combined to form the SP-ordered-bags algorithm. When that program
is augmented with SP-ordered-bags, it can be executed in O(T 1/P + PToO) worst-case time on P
processors. Here, queries can be answered in 0(1) time, in parallel, without acquiring any locks.
Chapter 2 represents joint work with Michael A. Bender, Seth Gilbert, and Charles E. Leiserson.
Chapter 3 considers conflict detection in a transactional-memory system that contains nested
parallel transactions. Previous work on transactional memory (e.g., [119]) focuses on transactions
that represent serial computation. In contrast, Chapter 3 considers adding transactions that contain
parallel code blocks (that in turn contain nested parallel transactions) to fork-join programs. Allow-
ing nesting within transactions exacerbates the problem of discovering conflicts among transactions
and determining when one transaction must abort. Chapter 3 presents an algorithm for conflict de-
tection in this complex setting. The key data structure, called XConflict, supports these queries and
achieves the same performance bounds as SP-ordered-bags. That is, a program with Ti work and
Tc span can be executed in O(T1/P + PToo) worst-case time on P processors while augmented
to maintain the XConflict data structure. Moreover, queries about conflicts among transactions can
be answered in 0(1) time without acquiring any locks. Chapter 3 represents joint work with Kunal
Agrawal and Jim Sukha.
Chapters 4 and 5 consider scheduling problems. Specifically, Chapter.4 deals with a distributed
scheduling problem, whereas Chapter 5 studies various backoff protocols in the presence of tasks
that have different sizes.
Chapter 4 addresses scheduling under uncertainty, first introduced in [146], where each job has
a stochastic failure rate. Specifically, an input consists of n unit-length jobs and m machines, where
each job-machine pair has an independent failure probability when executing the job for unit time.
This failure probability models machines crashing or taking too long to complete. There may be
precedence constraints among jobs modeled by a directed acyclic graph (dag). The problem is to as-
sign jobs to machines so as to minimize the expected makespan, which is the completion time of the
last job to complete. A single job may be executed on multiple machines at the same time, thereby
decreasing its aggregate failure probability. This thesis includes an O(log log /t)-approximation
when all jobs are independent (no precedence constraints), O(log(n + m) log log IL)-approximation
when precedence constraints form chains, and O(log(n +m) log(n) log log /)-approximation when
constraints form trees, where t = min {m, n). These results beat the previously best approxima-
tion ratios by at least an O((log n)/ log log M) factor. The solutions I present use many classic tools
like LP rounding and competitive analysis. Chapter 4 represents joint work with Christopher Y.
Crutchfield, Zoran Dzunic, David R. Karger, and Jacob H. Scott.
Chapter 5 considers randomized backoff, where processes/jobs make competing attempts to
access a shared resource, but only one can gain control of the resource at a time. Here, I consider
jobs that have nonuniform size. If an access attempt fails due to contention, then that process
waits for a random amount of time (determined by the backoff protocol) before trying again. In the
context of this thesis, backoff with jobs having different sizes is primarily motivated by transactional
memory, where the "jobs" correspond to transactions in a program, all of which access the same
memory location. This thesis presents the first theoretical analysis of randomized backoff when
jobs have different sizes. I consider the case here when all jobs enter the system at the same time.
Chapter 5 includes several contributions. First, the analyses show that binary exponential backoff
achieves a makespan of V2 e ( v/i' - ) with high probability for n jobs with total length V. This
bound for jobs having different sizes is significantly worse than the E(n log n) bound achieved
when all jobs have unit size [43]. This bound also suggests that binary exponential backoff is not
a good choice for some transactional-memory systems. I also show that exponential backoff with
a slower rate of backoff achieves O(V log V) makespan. Finally, I improve the bounds further
by providing the size-hashed backoff scheme that is designed to work with a particular class of
functions. I show constructively a class of functions allowing size-hashed backoff to complete with
makespan O(Vi-og V(log log V) 2) and prove the existence of functions that would allow size-
hashed backoff to complete with makespan O(V(log log V)3 ). Chapter 5 represents joint work
with Michael A. Bender and Seth Gilbert.
Chapter 6 returns to a fork-join parallel algorithm, but now at the application level instead
of the runtime-system level. This chapter introduces a storage format for sparse matrices, called
compressed sparse blocks (CSB), which allows both Ax and ATx to be computed efficiently in
parallel, where A is an n x n sparse matrix with nnz > n nonzeros and x is a dense n-vector. The
parallel multiplication algorithms use E(nnz) work and O(vn lg n) span, yielding a parallelism
of O(nnz /V/ Ig n), which is amply high for virtually an large matrix. The storage requirement
for CSB is essentially the same as that for the more-standard compresses-sparse-rows (CSR) [175]
format, for which computing Ax in parallel is easy but ATx is difficult. Benchmark results indicate
that on one processor, the CSB algorithm for Ax and ATx run just as fast as the CSR algorithm for
Ax, but the CSB algorithm also scales up linearly with processors until limited by offchip memory
bandwidth. Chapter 6 represents joint work with Aydin Bulug, Matteo Frigo, John R. Gilbert, and
Charles E. Leiserson
One interesting aspect CSB is that it uses a recursive layout. Typically recursive layouts are used
to exploit locality, but here the recursive layout allows for parallelism. Moreover, the multiplica-
tion algorithm introduces parallelism by duplicating shared-memory locations, thereby reducing the
need for concurrency control on these locations. The analyses amortizes the cost of creating these
extra memory locations against the cost of the actual multiplication, yielding a low overhead. Al-
though I do not analyze the cache efficiency of CSB, the experimental study as well as the recursive
layout suggest that CSB does achieve good spatial locality.
Chapters 8-11 address cache performance, including various cache-oblivious dynamic dictio-
naries in Chapters 8-10. A dynamic dictionary is a data structure that supports insertions, deletions,
and predecessor queries on keyed data. Dynamic dictionaries that achieve good memory perfor-
mance are the key data structures for filesystems and databases. The most famous memory-efficient
dynamic dictionary is the B-tree [30, 70], which supports all three operations with O(logB N)
memory transfers, where B is the block size, or number of records moved in each memory trans-
fer. A cache-oblivious dynamic dictionary is a dictionary that achieves good performance with-
out using the parameter B in the data structure. Several cache-oblivious dynamic dictionaries
(e.g., [34, 35, 37, 41]), also called cache-oblivious B-trees, already exist. These previous cache-
oblivious dictionaries, however, are all serial in nature. Chapter 7 provides a more detailed intro-
duction to cache-oblivious dictionaries as well related work.
Chapter 8 provides cache-oblivious B-trees that support concurrent operations. These data struc-
tures build on previous versions of cache-oblivious B-tree and obtain similar performance bounds
to the original data structures when operating serially. This chapter uses two main types of tools
to facilitate concurrent operations. First, introducing randomization into the underlying data struc-
tures reduces the likelihood of overlapping expensive update operations. Second, the concurrent
data structures make use of monotonic data movement. That is to say, the typical cache-oblivious
B-trees move data in memory on update operations. The concurrent versions described in Chapter 8
aim to restrict this movement so that the address of a particular record can only increase over time,
thereby facilitating concurrent operations. Chapter 8 represents joint work with Michael A. Bender,
Seth Gilbert, and Bradley C. Kuszmaul.
Although the concurrent cache-oblivious B-trees are not the only parallel cache-oblivious algo-
rithms in the literature, to my knowledge, these are the only ones that directly cope with multiple
processors concurrently accessing the same data. Blelloch, Gibbons, and Simhadri [52], for exam-
pie, provide general theorems stating that if an algorithm has low span and achieves good serial
cache performance, then it achieves good parallel cache performance. Their results, however, as-
sume that caches are noninterfering. There are also many examples of parallel cache-oblivious
algorithms [51, 52, 67, 68, 100], but these typically also deal with computations where the data can
be partitioned across processors, and there is little contention on shared locations.
Chapters 9 and 10 include dynamic cache-oblivious dictionaries that support a better insertion
bound at a small cost to searches. The cache-oblivious lookahead array, described in Chapter 9,
achieves inserts in O((log N)/B) amortized memory accesses while still supporting searches in
O(log N) worst-case memory transfers. That is, insertions are improved by an O(B/ log B) factor
whereas searches are worsened by only a O(log B) factor. The xDict, described in Chapter 10,
achieves the optimal tradeoff bound (proved in [59]), namely inserts in O((1/EB 1 -) logB(N/M))
and searches in O((1/e) logB(N/M)) memory transfers. These data structures are the first to incor-
porate the technique of fractional cascading [64] into cache-oblivious data structures. The cache-
oblivious lookahead array represents joint work with Michael A. Bender, Martin Farach-Colton,
Yonatan R. Fogel, Bradley C. Kuszmaul, and Jelani Nelson, and the xDict represents joint work
with Gerth Stolting Brodal, Erik D. Demaine, John Iacono, Stefan Langerman, and J. Ian Munro.
Chapter 11 also addresses caching, but with a paradoxical goal. In particular, this chapter aims to
devise an online page-replacement strategy that achieves the highest possible fraction of page faults
(or cache misses) as compared to the (worst) offline strategy. The goal here is not entirely serious,
but the analyses may still be interesting in their own right. Since the aim is to reduce locality, and
this chapter does not address parallelism, Figure 1-2 shows this chapter in the lower-left of the chart.
I show that randomization is required to have a strategy that is competitive with the worst offline
strategy. I also give a randomized strategy based on the most recently used heuristic and prove that
it is the worst possible replacement policy. I also show that direct mapping is, in some sense, the
worst page-replacement policy. This last result suggests that caches should use at least some degree
of associativity. Chapter 11 represents joint work with Kunal Agrawal and Michael A. Bender.
Finally, Chapter 12 addresses dynamically maintaining a topological ordering in a dag. In par-
ticular, let G = (V, E) be a dag, and let n = IVI and m = IEl. We say that a total ordering on
vertices is a topological ordering if for every edge (u, v) E E, we have u appearing before v in the
total ordering. This chapter considers the problem of maintaining a topological ordering dynami-
cally as the underlying graph changes. Specifically, I address the incremental problem, in which we
begin with an empty n-node graph G = (V, 0) and edges are added one at a time. Throughout this
process, a data structure maintains a topological ordering of the graph G, allowing for queries about
relationships among vertices. Chapter 12 presents a new algorithm that has total cost O(n 2 log n)
for maintaining the ordering across m edge insertions. At the heart of the algorithm is a new ap-
proach for maintaining the ordering. Rather than attempting to place nodes in an ordered list (as
in previous approaches), we assign each node a label that induces the ordering and can be updated
efficiently. When the graph is dense, this algorithm is more efficient than existing algorithms. By
way of contrast, the best prior algorithms achieve only O(min {m 1"5, n2.5 }) cost. These algorithms
are all serial, and there is likely little locality. Chapter 12 represents joint work with Michael A.
Bender and Seth Gilbert.
With the exception of the scheduling algorithms in Chapters 4 and 5 and the page-replacement
problem in Chapter 11, all of the algorithms in this thesis incorporate data structures and amortiza-
tion. These data structures have many similar themes that unify the topic areas. Some of the cache-
oblivious data structures, particular the concurrent B-trees (Chapter 8) and the xDict (Chapter 10)
use recursive layouts. A recursive layout also occurs in the parallel CSB algorithm in Chapter 6, but
the goal in CSB is to provide parallelism, not locality.
Another theme is maintaining a total order. SP-ordered-bags (Chapter 2) as well as XConflict
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(Chapter 3) have components that maintain total orders of nodes in the underlying dag. Similarly,
a topological order (Chapter 12) is a total ordering. In fact, SP-order maintains two topological
orderings of the underlying computation dag. The cache-oblivious dictionaries also maintain total
orders by keeping data in sorted order in components of the concurrent CO B-trees (Chapter 8)
and the COLA (Chapter 9) and xDict (Chapter 10). Moreover, the underlying order-maintenance
data structure [79, 81] used in SP-ordered-bags and XConflict is reminiscent of the packed-memory
array [41, 123] employed by many cache-oblivious dictionaries including those in Chapter 8. Both
data structures aim to order data, and analysis of each uses a similar amortization argument (al-
though the latter is more complicated). Also common to these orderings is labels. The order-
maintenance data structure dynamically labels objects to permit efficient queries. In the same vein,
the incremental topological ordering algorithm (Chapter 12) labels nodes in the dag to infer the
topological ordering.

Chapter 2
Series-Parallel Maintenance
This chapter shows how to maintain the series-parallel (SP) relationships between logical strands in
a multithreaded program "on the fly." That is, given two logical strands, I show how to answer the
question of whether the strands may run in parallel, and I show how to answer this question while
the multithreaded program is running (rather than by after-the-fact or static analysis). This problem
arises as the principal data-structuring issue in dynamic race detectors [65, 84, 91, 153, 163], as a
race can only occur when two strands may access the same memory in parallel. In this chapter, I
show that for fork-join programming models, such as MIT's Cilk system [54, 99, 185], this data-
structuring problem can be solved asymptotically optimally. I also give the first provably efficient
parallel algorithm for the problem. This chapter represents joint work with Michael A. Bender, Seth
Gilbert, and Charles E. Leiserson, previously appearing in [48].
Both this chapter and the next discuss algorithms that are intended to be integrated into a par-
allel runtime system, essentially augmenting a parallel program with additional data structures to
answer questions about the program as it is running. The goal of these algorithms is to improve
the parallel-programming platform, thereby moving some complexities away from the programmer.
Specifically, these chapters discusses algorithms that help the programmer to deal with atomicity,
coping with concurrent accesses to shared data. These algorithms are designed to take input parallel
programs and augment them to address certain problems. The "series-parallel maintenance" prob-
lem addressed in this chapter is relevant to race-detection tools for verifying program correctness
under concurrent accesses to data. The "conflict-detection" problem in Chapter 3 is a component
for guaranteeing atomicity in a transactional-memory system.
This chapter considers programs written in dynamic multithreaded languages such as Cilk [54]
or NESL [53] or multithreaded libraries like Hood [56]. In such languages, a programmer specifies
dynamic parallelism using linguistic constructs such as "fork" and "join," "spawn" and "sync," or
"parallel" blocks. Dynamic multithreaded languages allow the programmer to specify a program's
parallel structure abstractly, that is, permitting (but not requiring) parallel in specific locations of the
program. We restrict our attention further to programs that have only properly nested parallelism,
i.e., one that can be represented by a series-parallel dag or parse tree, to be described shortly.
Following [91] we model the execution of a multithreaded program as a directed acyclic graph,
or computation dag, where nodes are eitherforks or joins and edges are strands. Such a dag is
illustrated in Figure 2-1. A fork node has a single incoming edge and multiple outgoing edges.
A join node has multiple incoming edges and (at most) a single outgoing edge. Strands (edges)
represent blocks of serial execution. We model the performance of our parallel algorithms in terms
of work and span [72, Ch. 27]:
* The work of a computation, denoted by T 1, is the total running time of all its individual
Figure 2-1: A dag representing a multithreaded computation. The edges represent strands, labeled
u1 , U2, .. .us. The diamonds represent forks, and the squares indicate joins.
P1
S, S3
U1  2 U 5  S4
P2 u4  P 3  U8
u2  U3  U6  U7
Figure 2-2: The parse tree for the computation dag shown in Figure 2-1. The leaves are the strands in the
dag. The S-nodes indicate series relationships, and the P-nodes indicate parallel relationships.
strands, or equivalently, the running time on 1 processor.
* The span' of a computation, denoted by Too, is the length of the longest chain of depen-
dencies, or equivalently, its running time on an infinite number of processors assuming no
scheduling overhead.
The parallelism of a computation is the ratio T/T,.
For fork-join programming models, where every fork has a corresponding join that unites the
forked strands, the computation dag has a structure that can be represented efficiently by a series-
parallel (SP) parse tree [91]. In the parse tree each internal node is either an S-node or a P-node and
each leaf is a strand of the dag.2 Figure 2-2 shows the parse tree corresponding to the computation
dag from Figure 2-1. If two subtrees are children of the same S-node, then the parse tree indicates
that (the subcomputation represented by) the left subtree must execute before (that of) the right
subtree, and we say that strands in the left subtree logically precede strands in the right subtree. If
two subtrees are children of the same P-node, then the parse tree indicates that the two subtrees may
execute in parallel, and we say that the strands in the left subtree operate logically in parallel with
those in the right subtree.
An SP parse tree can be viewed as an a posteriori execution of the corresponding computation
dag, but our algorithms must operate while the dag, and hence the parse tree, is unfolding dynami-
cally. The way that the parse tree unfolds depends on a scheduler, which determines which strands
execute where and when on a finite number of processors. A partial execution corresponds to a
subtree of the parse tree that obeys the series-parallel relationships, namely, that a right subtree of
an S-node cannot be present unless the corresponding left subtree has been fully elaborated, or
unfolded with all leaf strands executed. Both subtrees of a P-node, however, can be partially elabo-
'The literature also uses the terms depth [50] and critical-path length [54].
2We assume without loss of generality that all SP parse trees are full binary trees, that is, each internal node has
exactly two children.
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rated. In a language like Cilk, a serial execution unfolds the parse tree in the manner of a left-to-right
walk. For example, in Figure 2-2 a serial execution executes the strands in the order of their indices.
A typical serial on-the-fly determinacy-race detector simulates the execution of the program as
a left-to-right walk of the parse tree while maintaining various data structures for determining the
existence of races. The type of race detector we are discussing considers a single a posteriori SP
parse tree (as generated from the simulated execution) and reports a race whenever there exists a
valid scheduling of this parse tree that contains a race condition.
The core data structure of the race detector maintains the series-parallel relationships between
the currently executing strand and previously executed strands. Specifically, the race detector must
determine whether the current strand is operating logically in series or in parallel with certain pre-
viously executed strands. We call a dynamic data structure that maintains the series-parallel rela-
tionship between strands an SP-maintenance data structure. The data structure supports insertion,
deletion, and SP queries: queries as to whether two nodes are logically in series or in parallel.
The Nondeterminator [65, 91] race detectors use a variant of Tarjan's [187] least-common-
ancestor algorithm, called the SP-bags algorithm, as the basis of their SP-maintenance data struc-
ture. To determine whether a strand ui logically precedes a strand uj, denoted ui -< uj, the SP-
bags algorithm can be viewed intuitively as inspecting their least common ancestor lca(ui, uj) in
the parse tree to see whether it is an S-node with ui in its left subtree. Similarly, to determine
whether a strand ui operates logically in parallel with a strand uj, denoted ui II uj, the SP-bags
algorithm checks whether lca(ui, uj) is a P-node. Observe that an SP relationship exists between
any two nodes in the parse tree, not just between strands (leaves). For example, in Figure 2-2 we
have u l -< U4, because S 1 = lca(ul, u 4 ) is an S-node and ul appears in Sl's left subtree. We
also have ul 1I u6, because P1 = lca(ui, u6) is a P-node. The (serially executing) Nondetermi-
nator race detectors perform SP-maintenance operations whenever the program being tested forks,
joins, or accesses a shared-memory location. The amortized cost for each of these operations is
O(a(v, v)), where ca is Tarjan's functional inverse of Ackermann's function and v is the number
of shared-memory locations used by the program. As a consequence, the asymptotic running time
of performing determinacy-race detection is O(Ti a(v, v)), where T is the work of the original
computation.
The SP-bags algorithm has two shortcomings. The first is that it slows the asymptotic running
time by a factor of cz(v, v). This factor is nonconstant in theory but is nevertheless close enough
to constant in practice that this deficiency is minor. The second, more important, shortcoming is
that the SP-bags algorithm relies heavily on the serial nature of its execution, and hence it appears
difficult to parallelize.
Some early SP-maintenance algorithms use labeling schemes without centralized data struc-
tures. These labeling schemes are easy to parallelize but unfortunately are much less efficient
than the SP-bags algorithm. Examples of such labeling schemes include the English-Hebrew
scheme [163] and the offset-span scheme [153]. These algorithms generate labels for each strand
on the fly, but once generated, the labels remain static. By comparing labels, these SP-maintenance
algorithms can determine whether two strands operate logically in series or in parallel. One of
the reasons for the inefficiency of these algorithms is that label lengths increase linearly with the
number of forks (English-Hebrew) or with the depth of fork nesting (offset-span).
Contributions
This chapter presents two serial SP-maintenance algorithm that improve on the original SP-bags
algorithm. The SP-order algorithm, which is inspired by the English-Hebrew scheme, removes
the inverse Ackermann's a(v, v) factor from the amortized running time of SP-bags operations,
Algorithm Space Time per
per node Strand Query
creation
English-Hebrew [163] O(f) 0(1) o(f)
Offset-Span [153] O(d) 0(1) O(d)
SP-Bags [91] 0(1) O(a(v,v))* O(a(v,v))*
SP-Fast-Bags 8(1) 0(1)* 0(1)
SP-Order 0(1) 0(1) 0(1)
f = number of forks in the program
d = maximum depth of nested parallelism
v = number of shared locations being monitored
Figure 2-3: Comparison of serial, SP-maintenance algorithms. An asterisk (*) indicates an amortized bound.
The function a is Tarjan's functional inverse of Ackermann's function.
making all operations 0(1) time in the worst case. Rather than using static labels, SP-order main-
tains labels with an order-maintenance data structure [33,79, 81, 192]. The SP-fast-bags algorithm
also achieves 0(1) time for SP-maintenance operations, but the bound is amortized. SP-fast-bags
directly improves the SP-bags algorithm using data-structuring techniques from Gabow and Tar-
jan [101]. Figure 2-3 compares the serial space and running times of SP-order and the SP-fast-bags
with the other algorithms. Although SP-fast-bags only achieves an amortized bound, and hence is
qualitatively dominated by SP-order, its data structure allows its bags to be "split" (which turns out
to be useful in the context of our parallel algorithm).
Our parallel SP-maintenance algorithm SP-ordered-bags, which is designed to run with a Cilk-
like work-stealing scheduler [55, 99], is the first of its kind which is provably efficient. SP-ordered-
bags consists of two tiers: a global tier based on parallelizing SP-order, and a local tier based on
SP-fast-bags. Suppose that a fork-join program has T work and To span. Whereas an efficient
Cilk-like scheduler executes this computation in asymptotically optimal Tp = O(T 1/P + Too)
expected time on P processors, SP-ordered-bags executes the computation in O(T 1/P + PToo)
worst-case time on P processors while maintaining SP relationships. Thus, whereas the underly-
ing computation achieves linear speedup when P = O(T 1/T) - the parallelism dominates the
number of processors - SP-ordered-bags achieves linear speedup when P = O(/T 1 /T,) - the
square root of the parallelism dominates the number of processors.
These results represent joint work with Michael A. Bender, Seth Gilbert, and Charles E. Leiser-
son, some of which appeared earlier in a conference paper [48]. The conference paper described the
SP-order and a less-efficient variant of the parallel SP-ordered-bags algorithm, called SP-hybrid.
This thesis describes the new SP-fast-bags algorithm, as well as the improved parallel algorithm
SP-ordered-bags. In particular, for a program with T1 work, span Too, and n strands, the SP-hybrid
algorithm runs in O((TI/P + PToo) lg n) time in expectation, whereas SP-ordered-bags trims the
lg n factor and makes the bound worst case. These improved results are also given in my Master's
thesis [93].
Chapter outline
The remainder of this chapter is organized as follows. I present the SP-order algorithm in Sec-
tion 2.1 and the SP-fast-bags algorithm in Section 2.2. Section 2.3 describes the performance model
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in the presence of locks and features of the scheduler necessary to achieve good performance for
SP-ordered-bags. Section 2.4 presents an overview of the parallel SP-ordered-bags algorithm. Sec-
tion 2.5 describes the organization of the global tier of SP-ordered-bags in more detail, and Sec-
tion 2.6 describes the local tier. Section 2.7 provides a proof of correctness, and Section 2.8 analyzes
the performance of SP-ordered-bags. Finally, Section 2.9 reviews related work.
2.1 The SP-order algorithm
This section presents the serial SP-order algorithm. I begin by discussing how an SP parse tree,
provided as input to SP-order, is created. I then review the concept of an English-Hebrew ordering
[163], showing that two linear orders are sufficient to capture SP relationships. I show how to
maintain these linear orders on the fly using order-maintenance data structures [33, 79, 81, 192].
Finally, I give the SP-order algorithm itself and show that each SP-maintenance operation takes
0(1) time in the worst case. I conclude that any fork-join program running in T1 time on a single
processor can be checked on the fly for determinacy races in O(TI) time.
The input to SP-order
SP-order takes as input a fork-join multithreaded program expressed as an SP parse tree. In a
real implementation, such as a race detector, the parse tree unfolds dynamically and implicitly as
the multithreaded program executes, and the particular unfolding depends on how the program is
scheduled on the multiprocessor computer. For ease of presentation, however, we assume that the
program's SP parse tree unfolds according to a left-to-right tree walk. During this tree walk, SP-
order maintains SP relationships "on the fly" in the sense that it can immediately respond to SP
queries between any two executed strands. At the end of the section, we relax the assumption of
left-to-right unfolding and argue that no matter how the parse tree unfolds, SP-order can maintain
SP relationships on the fly.
English and Hebrew orderings
SP-order uses two total orders to determine whether strands are logically parallel, an English order
and a Hebrew order. In the English order, the nodes in the left subtree of a P-node precede those
in the right subtree of the P-node. In the Hebrew order, the order is reversed: the nodes in the right
subtree of a P-node precede those in the left. In both orders, the nodes in the left subtree of an
S-node precede those in the right subtree of the S-node.
Figure 2-4 shows English and Hebrew orderings for the strands in the parse tree from Figure 2-
2. Notice that if ui belongs to the left subtree of an S-node and uj belongs to the right subtree of
the same S-node, then we have E[ui] < E[uj] and H[ui] < H[uj]. In contrast, if ui belongs to the
left subtree of a P-node and uj belongs to the right subtree of the same P-node, then E[ui] < E[uj]
and H[ui] > H[uj].
The English and Hebrew orderings capture the SP relationships in the parse tree. Specifically,
if one strand ui precedes another strand uj in both orders, then we have ui -. uj in the parse tree
(or multithreaded dag). If ui precedes uj in one order but ui follows uj in the other, then we have
ui II j. For example, in Figure 2-4, we have ul -4 u4, because 1 = E[ul] < E[u4] = 4 and 5 =
H[ul] < H[u4] = 8. Similarly, we can deduce that ul 1I u6, because 1 = E[ul] < E[u6] = 6 and
5 = H[ul] > H[u6] = 3. The following lemma, originally proved by Nudler and Rudolph [163],
shows that this property always holds.
P1
S, S3
U 1  U5  S4(1,5) \ (5,1) / \
P2 U4  P 3  U8/ \ (4,8) / \ (8,4)
u 2  U3  u6  U7(2,7) (3,6) (6,3) (7,2)
Figure 2-4: An English ordering E and a Hebrew ordering H for the strands in the parse tree from Figure 2-2.
Under each strand u is an ordered pair (E[u], H[u]) giving its index in each of the two orders.
Lemma 2.1 Let E be an English ordering of the strands of an SP-parse tree, and let H be a Hebrew
ordering. Then, for any two strands ui and uj in the parse tree, we have ui -, uj in the parse tree if
and only if E[ui] < E[uj] and H[ui] < H[ujl.
Proof (=>) Suppose that ui -< uj, and let X = Ica(ui, uj). Then, X is an S-node in the parse
tree, the strand ui resides in X's left subtree, and uj resides in X's right subtree. In both orders, the
strands in the X's left subtree precede those in X's right subtree, and hence, we have E[ui] < E[uj]
and H[ui] < H[uj].
(=) Suppose that E[ui] < E[uj] and H[ui] < H[uj ], and let X = Ica(ui, uj). Since we have
E[ui] < E[uj], strand ui must appear in X's left subtree, and uj must appear in X's right subtree.
By definition of a Hebrew ordering, X must be an S-node, and hence we have ui -< uj. O
We can restate Lemma 2.1 as follows.
Corollary 2.2 Let E be an English ordering of the strands of an SP-parse tree, and let H be a
Hebrew ordering. Then, for any two strands ui and uj in the parse tree with E[ui] < E[uj], we
have ui II uj if and only if H[ui] > H[uj]. Ol
Labeling a static SP parse tree with an English-Hebrew ordering is easy enough. To compute
the English ordering, perform a depth-first traversal visiting left children of both P-nodes and S-
nodes before visiting right children (an English walk). Assign label i to the ith strand visited.
To compute the Hebrew ordering, perform a depth-first traversal visiting right children of P-nodes
before visiting left children but left children of S-nodes before visiting right children (a Hebrew
walk). Assign labels to strands as before.
In race-detection applications, however, one must generate "on-the-fly" orderings as the parse
tree unfolds. If the parse tree unfolds according to an English walk, then computing an English
ordering is easy. Unfortunately, computing a Hebrew ordering on the fly during an English walk is
problematic. In the Hebrew ordering the label of a strand in the left subtree of a P-node depends on
the number of strands in the right subtree. In an English walk, however, this number is unknown
until the right subtree has unfolded.
Nudler and Rudolph [163], who introduced English-Hebrew labeling for race detection, ad-
dressed this problem by using large strand labels. Unfortunately, the number of bits in a label in
their scheme can grow linearly in the number of P-nodes in the SP parse tree. Although they give a
heuristic for reducing the size of labels, manipulating large labels is the performance bottleneck in
their algorithm.
The SP-order data structure
Rather than using static labels, one can employ order-maintenance data structures [33,79,81,192] to
maintain the English and Hebrew orders . In order-maintenance data structures, the labels inducing
the order change during the execution of the program. An order-maintenance data structure is an
abstract data type that supports the following operations:
* OM-PRECEDES(L, X, Y): Return TRUE if X precedes Y in the ordering L. Both X and Y
must already exist in the ordering L.
* OM-INSERT(L, X, Y1, Y 2 ,..., Yk): In the ordering L, insert new elements Y, Y2 ,..., Y, in
that order, immediately after the existing element X.
The OM-PRECEDES operation can be supported in 0(1) worst-case time. The OM-INSERT oper-
ation can be supported in O(k) worst-case time, where k is the number of elements being inserted.
The SP-order data structure consists of two order-maintenance data structures to maintain En-
glish and Hebrew orderings. 3 With the SP-order data structure, the implementation of an SP-
maintenance algorithm is remarkably simple.
Pseudocode for SP-order
Figure 2-5 gives serial pseudocode for SP-order. The code performs a left-to-right tree walk of
the input SP parse tree, executing strands on the fly as the parse tree unfolds. In lines 1-3, the
code handles a leaf in the SP parse tree. In a race-detection application, queries of the two order-
maintenance data structures are performed in the EXECUTESTRAND function, which represents the
computation of the program under test. Typically, a determinacy-race detector [91] performs 0(1)
queries for each memory access of the program under test.
As the tree walk encounters each internal node of the SP parse tree, it performs OM-INSERT
operations into the English and Hebrew orderings. In line 4, we update the English ordering for the
children of the node X and insert X's (left and right) children after X with X's left child appearing
first. Similarly, we update the Hebrew ordering in lines 5-7. For the Hebrew ordering, we insert X's
children in different orders depending on whether X is an S-node or a P-node. If X is an S-node,
handled in line 6, we insert X's left child and then X's right child after X in the Hebrew order.
Figure 2-6 illustrates the insertions at an S-node. If X is a P-node, on the other hand, X's left child
follows X's right child. Figure 2-7 illustrates these insertions. In lines 8-9, the code continues to
perform the left-to-right tree walk. We determine whether X precedes Y, shown in lines 10-11, by
querying the two order-maintenance structures using the order-maintenance query OM-PRECEDES.
Correctness of SP-order
The following lemma demonstrates that SP-ORDER produces English and Hebrew orderings cor-
rectly.
Lemma 2.3 At any point during the execution of SP-ORDER on an SP parse tree, the order-
maintenance data structures Eng and Heb maintain English and Hebrew, respectively, orderings of
the nodes of the parse tree that have been visited thus far.
Proof Consider an internal node Y in the SP parse tree. We focus first on the Heb data structure.
Assume that Y is an S-node. We must prove that all the nodes in Y's left subtree precede all the
3In fact, the English ordering can be maintained implicitly during a left-to-right tree walk. For conceptual simplicity,
however, we use explicit order-maintenance data structures for both orderings.
SP-ORDER(X)
1 if ISLEAF(X)
2 then EXECUTESTRAND(X)
3 return
t> X is an internal node
4 OM-INSERT(Eng, X, left[X], right [X])
5 if IsSNODE(X)
6 then OM-INSERT(Heb, X, left [X], right[X])
7 else OM-INSERT(Heb, X, right [X], left [X])
8 SP-ORDER(left[X])
9 SP-ORDER(right[X])
SP-PRECEDES(X, Y)
10 if OM-PRECEDES(Eng, X, Y) and OM-PRECEDES(Heb, X, Y)
11 then return TRUE
12 return FALSE
Figure 2-5: The SP-order algorithm written in serial pseudocode. The SP-ORDER procedure maintains
the relationships between strand nodes in an SP parse tree, which can be queried using the SP-PRECEDES
procedure. Each internal node X in the parse tree contains pointers to a left child left [X] and a right child
right[X]. The query ISSNODE determines whether a node is an S-node or a P-node, and the query ISLEAF
determines whether the node is a leaf. The order-maintenance data structures Eng and Heb represent the
English and Hebrew, respectively, orderings being constructed. The EXECUTESTRAND procedure executes
the strand. We assume that the root of the SP parse tree is added when the data structure is initialized.
nodes in Y's right subtree in the Heb ordering. We do so by showing that this property is maintained
as an invariant during the execution of the code. The only place that the Heb data structure is
modified is in lines 6-7. Suppose that the invariant is maintained before SP-ORDER is invoked on
a node X. There are four cases:
1. X = Y: Trivial.
2. X resides in the left subtree of Y: We already assume (inductively) that X precedes all the
nodes in Y's right subtree. Regardless of whether X is an S-node or a P-node, X's children
are inserted immediately after X in Heb. (Only their order of insertion varies.) Hence, left [X]
and right [X] also precede all the nodes in Y's right subtree.
3. X resides in the right subtree of Y: The same argument applies as in Case 2.
4. X lies outside of the subtree rooted at Y: Inserting X's children anywhere in the data structure
cannot affect the invariant.
If, instead, Y is a P-node, the argument is analogous, except that the order is reversed. That is,
we must prove that all the nodes in Y's right subtree precede all the nodes in Y's left subtree in the
Heb ordering. Again, we do so by showing that this property is maintained as an invariant during
the execution of the code. Suppose that the invariant is maintained before SP-ORDER is invoked on
a node X. There are again four cases, similar to the ones above.
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Figure 2-6: An illustration of how SP-order operates at an S-node. (a) A simple parse tree with an S-node S
and two children L and R. (b) The order structures before traversing to S. The clouds represent the rest of
the order structure, which does not change when traversing to S. (c) The result of the inserts after traversing
to S. The left child L and then the right child R are inserted after S in both lists.
a) P b) EnglishC
L R Hebrew
c) English
Hebrew
Figure 2-7: An illustration of how SP-order operates at a P-node. (a) A simple parse tree with a P-node P
and two children L and R. (b) The order structures before traversing to P. The clouds are the rest of the
order structure, which does not change when traversing to P. (c) The result of the inserts after traversing to
P. The left child L then the right child R are inserted after P in the English order, and R then L are inserted
after P in the Hebrew order.
1. X = Y: Trivial.
2. X resides in the left subtree of Y: We already assume (inductively) that X comes after all the
nodes in Y's right subtree. Regardless of whether X is an S-node or a P-node, X's children
are inserted immediately after X in Heb. (Only their order of insertion varies.) Hence, left [X]
and right [X] also come after all the nodes in Y's right subtree.
3. X resides in the right subtree of Y: The same argument applies as in Case 2.
4. X lies outside of the subtree rooted at Y: Inserting X's children anywhere in the data structure
cannot affect the invariant.
The argument for the Eng data structure is analogous, except that there is no need to distinguish
whether Y is a P-node or S-node separately. Ol
The next theorem shows that SP-PRECEDES works correctly.
Theorem 2.4 Consider any point during the execution of the SP-ORDER procedure on an SP
parse tree, and let ui and uj be two strands that have already been visited. Then, the procedure
SP-PRECEDES(ui, uj) correctly returns TRUE if we have ui -< uj and FALSE otherwise.
Proof The SP-ORDER procedure inserts a node X into the Eng and Heb linear orders when it
visits X's parent and before executing SP-ORDER(X). Thus, any strand is already in the order-
I I
maintenance data structures by the time it is visited. Combining Lemma 2.1 and Lemma 2.3 com-
pletes the proof. O
Performance of SP-order
We now analyze the running time of the SP-order algorithm.
Theorem 2.5 Consider afork-join multithreaded program having a parse tree with n leaves. Then,
each SP-operation costs 0(1) time in the worst case, and the total time for on-the-fly construction
of the SP-order data structure is O(n).
Proof. Each SP-maintenance operation runs in 0(1) worst-case time, because it performs at most
two order-maintenance operations and constant other work. Since a parse tree with n leaves has at
most O(n) nodes, the theorem follows. O]
The following corollary explains that SP-order can be used to make an efficient, on-the-fly race
detector. A "determinacy race" occurs whenever two logically parallel strands access the same
memory location, and at least one of those memory accesses is a write.
Corollary 2.6 A fork-join multithreaded program with running time T1 on a single processor can
be checked for determinacy races using SP-order in O(T) time.
Proof. Implement Feng and Leiserson's algorithm [91] using SP-order instead of SP-bags. [L
SP-order may trivially be incorporated into more complicated race detectors, in particular those that
recognize mutual exclusion (i.e., locks) within the code. This chapter, however, focuses only on the
SP-maintenance algorithm. For more details on incorporating SP-order (and SP-ordered bags) into
a race detector that supports locks, see Fineman's Master's thesis [93].
To conclude this section, observe that SP-order can be made to work on the fly no matter how
the input SP parse tree unfolds. Not only can lines 8-9 of Figure 2-5 be executed in either order,
the basic recursive call can be executed on nodes in any order that respects the parent-child and SP
relationships. For example, one can unfold the parse tree in essentially breadth-first fashion at P-
nodes as long as the left subtree of an S-node is fully expanded before its right subtree is processed.
An examination of the proof of Lemma 2.3 shows why we have this flexibility. The invariant in the
proof considers only a node and its children. If we expand any single node, its children are inserted
into the order-maintenance data structures in the proper place independent of what other nodes have
been expanded.
2.2 The SP-fast-bags algorithm
This section describes SP-fast-bags, our improved version of Feng and Leiserson's serial SP-bags
algorithm [91]. The SP-bags algorithm is most easily described on parse trees having a canonical
structure, and we begin by describing this structure. I then describe Feng and Leiserson's SP-bags
algorithm. Next, I present an improvement to the underlying data structure of SP-bags, which yields
our SP-fast-bags algorithm. The improved data structure allows PRECEDES queries to be supported
in worst-case constant time and INSERT operations in amortized constant time. Although the SP-
order algorithm from Section 2.1 achieves constant-time operations in the worst case, rather than
just amortized bounds, we shall see in Section 2.4 how SP-fast-bags can be used together with
SP-order to implement the parallel SP-ordered-bags algorithm.
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Figure 2-8: A Cilk parse tree for a generic Cilk procedure. The notation F represents the parse tree of
a spawned procedure, and u represents a strand. All the nodes in the shaded area belong to the generic
procedure, while all the nodes in the ovals belong to a single sync block.
Figure 2-8 shows the canonical "Cilk parse tree" as given by Feng and Leiserson [91]. A Cilk
parse tree can be partitioned into truncated subtrees called procedures. A procedure is either a
single strand (not shown), or it includes a right chain, called the spine, of one or more S-nodes
whose left children are "sync blocks." In the figure, the spine nodes are those S-nodes in the light-
gray region. For convenience, we omit the right child of the rightmost S-node in the spine - this
child may be thought of as a strand containing no work. A sync block (the dark-gray region) consists
of either a single strand (not shown) or a right chain of alternating S- and P-nodes, beginning with an
S-node and ending with a P-node. The left children of all S-nodes in the sync block are strands. The
left children of all P-nodes in the sync block are procedures. We call these (left-child) procedures
the child procedures or children of the procedure containing the parental P-nodes. When some (but
not all) nodes in a procedure have been traversed, we say that the procedure is active. When all
nodes in a procedure (and hence all descendant nodes) have been traversed, we call the procedure
completed.
The form of the Cilk parse tree is slightly more restrictive than that of a generic fork-join pro-
gram in Figure 2-2: at any given time, all the active children of a procedure (which are children of
the same sync block) share the same join point - the next S-node in the spine. Any SP parse tree,
however, can be represented as a Cilk parse tree by adding additional S- and P-nodes and empty
strands. This transformation does not increase the size of the parse tree, and hence the work, by
more than a constant factor. The span also increases by at most a constant factor assuming that the
original computation has two-way (or constant-way) forks or, equivalently, assuming the children
of P-nodes in the original SP parse tree are either S-nodes or strands. This constant-factor increase
to span also holds for k-way fork (for nonconstant k), under the reasonable assumption that a k-way
fork requires O(k) steps of setup (i.e., adds O(k) to the span).
We use the term "Cilk parse tree" because programs written in the Cilk multithreaded program-
ming language [54, 99,185] have this structure. Moreover, the terms "sync block" and "procedure"
are consistent with Cilk terminology and linguistic constructs. It is not necessary, however, to under-
stand these terms in the context of Cilk; our algorithms operate on the parse tree and are applicable
to programs written in other languages.
- I I
start a procedure F (on a fork):
SF +- MAKE-SET(F)
PF +-
complete a procedure F' with parent F:
PF -- UNION(PF, SF,)
traverse a spine node in a procedure F (on a join):
SF +- UNION(SF, PF)
PF --
Figure 2-9: The SP-bags algorithm described in terms of procedures, as taken from [91]. Whenever one of
three actions occurs during the serial, depth-first execution of a Cilk parse tree, the operations in the figure
are performed.
The SP-bags algorithm
Feng and Leiserson's SP-bags algorithm [91] uses the classical disjoint-set data structure with
"union by rank" and "path compression" heuristics [71, 186, 188]. The data structure maintains
a collection of disjoint sets and provides three operations:
1. MAKE-SET(x) creates a new set whose only member is x.
2. UNION(x, y) unites the sets containing x and y.
3. FIND(x) returns a representative for the set containing x.
On a single processor, this data structure supports m operations on n elements in O(mac(m, n))
time, where a is Tarjan's functional inverse of Ackermann's function. [71, 188]
Whereas the SP-order algorithm builds an SP-maintenance data structure on parse-tree nodes
(specifically, on strands), the SP-bags algorithm builds a dynamic data structure on procedures.
For each active procedure, the SP-bags algorithm maintains two bags (sets) of procedures with the
following contents at any given time:
* The S-bag SF of a procedure F contains the descendant procedures of F that logically pre-
cede the currently executing strand. (The descendant procedures of F include F itself.)
* The P-bag PF of a procedure F contains the completed descendant procedures of F that
operate logically in parallel with the currently executing strand.
Note that since these bags are defined on procedures, not nodes, the right child of a P-node and both
children of an S-node essentially "inherit" the bags used by their parent node.
As SP-bags performs a left-to-right tree walk, it inserts procedures into the bags, unions the
bags, and queries as to what type of bag a procedure belongs to. Figures 2-9 and 2-10 give the
SP-bags algorithm in terms of the procedures [91] and the parse tree, respectively. Whenever a new
procedure F (entering the left subtree of a P-node) is started, new bags are created. The bag SF is
initially set to contain F, and PF is set to be empty. Whenever a procedure F' with parent procedure
F completes (going from the left subtree to the right subtree of a P-node in F), the contents of SF'
are unioned into PF, since the descendents of F' can execute in parallel with the remainder of the
sync block in F. When traversing a spine node (completing a sync block, or, equivalently, returning
from any internal S-node) in F, the bag PF is emptied into SF, since all of F's executed descendents
precede any future strands in F.
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SP-BAGs(X, F)
> X is an SP-parse-tree node, and F is a procedure.
1 if ISLEAF(X)
2 then > X is a strand
3 F - FU(X}
4 EXECUTESTRAND(X, F)
5 return
6 if IsSNODE(X)
7 then SP-BAGS(left[X], F)
8 SP-BAGS(right[X], F)
9 SF +-- UNION(SF, PF)
10 PF --
11 else > X is a P-node
12 F' - NEWPROCEDURE()
13 SP-BAGS(left [X], F')
14 PF -- UNION(PF, SF')
15 SF,- 0
16 SP-BAGS(right[X], F)
Figure 2-10: The SP-bags algorithm written in serial pseudocode which operates on a Cilk parse trees, such
as that in Figure 2-8. SP-BAGS accepts as arguments a parse-tree node X and the procedure F to which X
belongs. Every internal node X in the parse tree contains a pointer to its left child left[X] and its right child
right[X]. Whether a node is an S-node or a P-node can be queried with IsSNODE. Whether the node is a
leaf can be queried with ISLEAF. NEWPROCEDURE[F'] creates a new procedure object F' with associated
S-bag SF, and P-bag PF', initialized as SF, +- MAKE-SET[F'] and PF', +- 0, respectively.
SP-bags supports SP-PRECEDES on two strands provided that one of the strands is the currently
executing strand. To query the relationship of a previously executed strand ui and the currently
executing strand uj, simply find whether ui is contained in an S- or P-bag. An S-bag indicates that
ui -< uj, and a P-bag indicates that ui J1 uj. The "currently executing" restriction on uj does not
exist in the SP-order algorithm, but it arises here due to the way in which bags merge dynamically.
The correctness of SP-bags is captured by the following lemma. Since Feng and Leiserson [91]
prove a similar lemma, we omit the proof. Note that although the algorithm given in Figure 2-10 is
presented in terms of a general SP parse tree, it is only guaranteed to be correct on Cilk parse trees.
Lemma 2.7 Consider any point during the execution of SP-bags on a Cilk parse tree. Let ui be an
already visited strand, and let uj be the currently executing strand. Then, we have ui 11 uj if and
only if ui belongs to some P-bag. Conversely, we have ui -< uj if and only if ui belongs to some
S-bag. EO
When run on a parse tree with T work and n P-nodes (or procedures), Feng and Leiserson's SP-
bags performs O(Ti) SP queries in the worst case. Since each query takes amortized O(a(TI, n))
amortized time, SP-bags runs in O(a(TI, n)Ti) time.
Improving the SP-bags algorithm
The SP-fast-bags algorithm improves on the SP-bags algorithm by using a more efficient underlying
disjoint-sets data structure. Gabow and Tarjan [101] describe a disjoint-sets data structure that runs
in amortized-constant time per operation when the n elements being unioned are ordered a priori
from 0, 1, .. ., n - 1 and unions are of the form UNION(i - 1, i). 4 We show that SP-bags adheres
to this structure. A slight variant of Gabow and Tarjan's data structure has worst-case constant-time
FIND set-membership queries and amortized constant-time UNION and MAKE-SET operations. 5
Gabow and Tarjan's disjoint-sets data structure essentially divides the n elements into groups of
size O(lg n) and uses a bit-vector to represent set membership for that group. In a machine model
where a word containing O(lg n) bits can be operated on in constant-time [71, Section 2.2], clever
bit arithmetic can be used to perform UNION and FIND operations for elements belonging to the
same group in constant time. Set membership among the O(n/ ig n) groups is maintained with
the simple linked-list implementation from [71, Section 21.2] with the "weighted-union heuristic,"
where each element maintains a pointer to the set representative. Since the linked-list data structure
takes amortized O(lg n) time per UNION operations, operation on O(n/ Ig n) groups gives a total
of O(n) time.
We now show that SP-bags has the union structure required by Gabow and Tarjan's data struc-
ture. Consider the English ordering of procedures in the parse tree (corresponding to the left-to-right
tree walk performed by SP-bags), where a procedure is listed when it first becomes active. We index
these procedures F1 , F2 , .... , Fn according to the English ordering.6 The following lemma shows
that at any point, all S- and P-bags contain contiguous procedures. Thus, all union operations effec-
tively have the form UNION(Fi_ 1, Fi), and we can employ Gabow and Tarjan's data structure.
Lemma 2.8 All UNIONs performed by SP-bags effectively have theform UNION(Fi- 1 , Fi).
Proof We claim that the S- and P-bags corresponding to a procedure Fi contain the procedures
SFi = {Fi, Fi+l,..., Fj } and PF = {Fj+, Fj+2,.. -, Fk }, for some j and k satisfying i < j < k.
4In fact, their algorithm is more general, but SP-bags follows this special case.
5For more details, we refer the reader to [93].
6Since the procedures are indexed by execution order, numbering the procedures on the fly is trivial.
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As long as this property holds across the execution of the algorithm, the lemma follows. We prove
this claim by induction on UNION operations.
As a base case, consider the bags SF and PF, on creation. We have SF, = { F } and PF, = 0,
which satisfies the claim. Next, consider a UNION. There are two cases.
Case 1. Suppose that a UNION occurs while traversing a spine node in a procedure Fi. Then, by
assumption we have SF, = {Fi, Fi+1,..., Fj } and PF = {Fj+i, Fj+2, . . Fk }. Thus, the result
of the UNION is SF = {Fi, Fi+l,..., Fk} and PF, = 0.
Case 2. Suppose that a UNION occurs because a child procedure Fi, of F completes. Then,
we must have Fi, = Fk+1, because Fi, is the first procedure to follow Fk in the English ordering
of procedures. Moreover, since we assume that SF., = {F,, Fi,+l,..., Fk, }, we end with PF =
{Fj+l, Fj+2, -. ., Fk, Fk+1, .. , Fk'}. O
Given Lemma 2.8, we could apply Gabow and Tarjan's [101] data structure as a black box to
achieve a serial SP-fast-bags algorithm that runs in amortized constant-time per operation. For SP-
ordered-bags analysis in Section 2.8, however, where the amortization occurs in the data structure
matters. In particular, we require a variant [93] that achieves worst-case constant-time FIND and
MAKE-SET operations, and amortized constant-time UNION operations.
2.3 A model of parallel programs
This section first describes the performance model for parallel programs with locks and next de-
scribes features of the scheduler necessary for correctness and performance.
Our performance model assumes that the parallel algorithms execute on a shared-memory ma-
chine, as discussed in Chapter 1. The machine supports the sequential consistency [137] memory
model, which is to say, for any execution of the program, there is some sequential order of memory
accesses that is consistent with the program order and the values observed by the program execu-
tion. Read operations always complete in constant time, even if there are many reads to the same
location. (Thus, we do not model memory congestion in the underlying machine.) We assume that
concurrent-write operations on memory must queue and complete in arrival order. In the case of a
tie, an adversary chooses which write operation proceeds. If a read is concurrent with many writes,
then the read succeeds in constant time and gets a valid value (the value before or after the write
that completes on the same step).
Since the SP-ordered-bags algorithm presented in this chapter and the XConflict algorithm pre-
sented in Chapter 3 use locks to enforce mutual exclusion, we must model how locking affects
performance. In particular, whenever a processor holds a lock, other processors may be stalled
waiting for that same lock. We call this idle time spent waiting for the lock waiting time. During
any step in which the lock is held by a processor, our model assumes the worst case: that all P - 1
other processors are waiting for the lock. For example, if a processor acquires the lock, performs 5
steps of real work, and then releases the lock, we assume that P - 1 other processors were waiting
for the lock during these steps, and hence these 5 steps induce a waiting time of 5(P - 1). Once the
other processors acquire the lock, they also cause waiting time proportional to the number of steps
they hold the lock. Thus, if the lock is held for L steps in total (summing across all processors),
there may be O(PL) waiting time. To see how such a large waiting time can occur, consider a
program in which P parallel strands all simultaneously try to acquire a lock, perform k steps of real
work while holding the lock, and then release the lock. When the first processor acquires the lock,
there are P - 1 other processors waiting, inducing a waiting time of k(P - 1). When the second
processor acquires the lock, there are P - 2 processors waiting for a waiting time of k(P - 2). Sum-
ming across the waiting time introduced by all processors, we get a total waiting time of O(kP 2).
In this example, each of the P processors holds the lock for k steps, so the lock is held for a total
of L = kP steps.
Locks also serialize operations. If a single lock is held for L steps in total over the entire
program (again, summing across all the processors), then the running time of the program must be
at least L. This bound is straightforward, because none of the work performed while holding the
lock can occur in parallel.
Consider a multithreaded program with work T1 and span To in which a single lock is held for
L steps across the course of the computation. By introducing O(PL) waiting time, we induce an
apparent work, the real work plus waiting time, of TI + O(PL). Similarly, the serialization length
L induces an apparent span of O(T, + L).
The scheduler
SP-ordered-bags and XConflict accept as input fork-join multithreaded programs expressed SP
parse trees. The parse tree unfolds dynamically as the program executes, and a particular unfold-
ing depends on how the program is scheduled. These algorithms can only operate correctly for
schedulers that unfold the parse tree in a "Cilk-like" manner. Specifically, we exploit properties
of an efficient "work-stealing" scheduler (such as the one used by Cilk) both for correctness and
efficiency.
Our algorithms are designed for a "work-stealing" scheduler, which executes any multithreaded
computation having work TI and span To in the asymptotically optimal O(T1/P + T,) expected
time on P processors. The idea behind work stealing is that when a processor runs out of its own
work to do, it becomes a thief and "steals" work from another processor. The steals occurring during
an execution by a work-stealing scheduler break the computation, and hence the computation's SP
parse tree, into a set of truncated subtrees called "traces," where each trace consists of a set of
instructions all executed by the same processor.
More specifically, Cilk-like work stealing operates as follows. A processor initially "owns"
some subtree of the parse tree, which it unfolds in a left-to-right order. When a processor first
traverses a P-node and begins walking its left subtree, the (unvisited) right child of that P-node be-
comes stealable. Only the right children of P-nodes are ever stealable, and they are only stealable
while the left subtree is partially elaborated and the right subtree is unvisited. When any processor
first visits a stealable node, that node ceases to be stealable. When a processor has no work re-
maining in its subtree, it selects a victim processor and steals the subtree rooted at oldest (highest)
stealable node from that victim processor. This step essentially partitions the parse tree t of the
victim processor into three pieces: the subtree tR rooted at the stealable node, the subtree tL rooted
at left sibling of the stolen node, and the truncated tree t' resulting from removing tL and tR from
t. The subtree tR and tL are owned by the thief and victim, respectively. The remaining subtree t',
which includes those nodes that logically follow both tR and tL, is awarded to the processor that
traverses the last node in tR U tL. Whereas our conflict-detection algorithm in Chapter 3 maintains
these subtrees, our series-parallel maintenance algorithm in Chapter 2 divides the computation into
five subtrees.
Our algorithms rely on Cilk-like work stealing for correctness (and performance). Specifically,
such schedulers obey the following property.
Property 2.9
* A processor expands the subtree it is working on in a depth-first, left-to-right manner and
steals only when its subtree has been fully expanded.
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* Whenever a thief processor steals work from a victim processor the work stolen corresponds
to the subtree rooted at a stealable node (i.e., the right subtree of a P-node whose left subtree
is partially elaborated). Moreover, it selects a highest stealable node. That is, if the thief
steals the right subtree of a P-node X, then X has no ancestor P-node with an unvisited (i.e.,
stealable) right child.
For performance, we also require the mechanism for selecting a victim to be efficient. In partic-
ular, the number of steals must be bounded by O(PT,), which is true for a work-stealing scheduler
that selects a random victim [27], such as the one used by the Cilk runtime system. We say that a
work-stealing scheduler is a Cilk-like work-stealing scheduler if it satisfies Property 2.9, and that
it is an efficient (Cilk-like) work-stealing scheduler if the number of steals is bounded by O(PT,).
The Cilk scheduler (which matches Arora, Blumofe, and Plaxton's scheduler [27]) and the Intel
Thread Building Blocks (TBB) scheduler [174] are both examples of Cilk-like work-stealing sched-
ulers. Not all work-stealing schedulers, however, are Cilk-like - the Hood scheduler [56], for
example, is a work-stealing scheduler that is not Cilk-like. We guarantee correctness on Cilk and
TBB, but not on Hood. Moreover, not all Cilk-like work-stealing schedulers are what we term
efficient - the Cilk scheduler is, but the TBB scheduler is not [184].
2.4 The SP-ordered-bags algorithm
This section provides an overview of the parallel SP-maintenance algorithm SP-ordered-bags. I
first give a lower bound on the performance of a naive parallelization of the SP-order algorithm.
I discuss how a Cilk parse tree is provided as input to SP-ordered-bags and explain some of the
properties of an efficient scheduler that SP-ordered-bags exploits. I then sketch the two-tier structure
of the algorithm, which combines elements of SP-order from Section 2.1 and SP-fast-bags from
Section 2.2. (Details of these two tiers are presented in Sections 2.5 and 2.6.) Finally, I outline the
SP-ordered-bags algorithm itself and present pseudocode for its implementation.
The SP-ordered-bags algorithm provides weaker query semantics than the serial SP-order al-
gorithm. These semantics are exactly what are provided by SP-bags and what are required for
on-the-fly determinacy-race detection. Whereas SP-order allows precedence queries between any
two strands that have been unfolded in the parse tree, SP-ordered-bags requires that one of the
strands be a currently executing strand.
A naive parallelization of SP-order
A straightforward way to parallelize the SP-order algorithm is to share the SP-order data structure
among the processors that are executing the input fork-join program. In Section 2.1, we showed
that the algorithm's correctness does not depend on the order of the parse tree's execution. Unfor-
tunately, processors may interfere with each other as they modify the data structure, and thus some
method of synchronization must be employed to provide mutual exclusion.
Suppose that we handle mutual exclusion through the use of locks. Specifically, suppose that
each processor obtains a global lock prior to every OM-INSERT or OM-PRECEDES operation on
the shared SP-order data structure, releasing the lock when the operation is complete. Although this
parallel version of SP-order is correct, the locking can introduce significant performance penalties.
Since there can be as many as O(T) SP-order operations, and each operation causes a processor
to hold the lock for E (1) amortized steps, the lock might be held for L = E(Ti) steps. (Recall the
performance model in Section 2.3.) Thus, the apparent work becomes E(PT), and the apparent
span length becomes E(TI). Consequently, in this worst-case scenario, the program executes in
Q(T1 ) time on P processors, which shows no asymptotic improvement over the serial SP-order
algorithm.
Of course, common programs may not realize such a pessimistic bound. Nevertheless, locking
can significantly inhibit the scalability of a parallel algorithm, and we would like provable guaran-
tees on scalability.
Overview of SP-ordered-bags
The SP-ordered-bags algorithm uses a two-tiered hierarchy with a global tier and a local tier in order
to overcome the scalability problems with lock synchronization. The computation is dynamically
divided into "traces," where each trace encapsulates a part of the computation that is performed by
a single process. The global tier maintains the ordering among traces, while the local tier maintains
the ordering within a trace. Thus, the global tier is subject to concurrent accesses, while (essen-
tially), the local tier is accessed only sequentially. As a result, we use a variant of SP-Order, with
locking, for the global tier, and a variant of SP-fast-bags for the local tier. (An advantage of using
SP-fast-bags at the local tier is that it facilitates the dynamic management of traces.)
In more detail, the SP-ordered-bags performs a parallel walk of the input SP parse tree, parti-
tioning the strands into traces on the fly, where each trace consists of strands that execute on the
same processor. The task of maintaining the ordering is then divided among the two tiers. The goal
of this two-tier structure is to reduce the synchronization delays for shared data structures, that is,
processors wasting their time by waiting on locks. SP-ordered-bags's shared global tier minimizes
synchronization delays in two ways. First, a lock-free scheme is employed so that OM-PRECEDES
can execute on the shared data structure without waiting for operations that modify the data struc-
ture to complete. Second, the number of insertions is reduced to O(PTo), thereby reducing the
maximum apparent work for insertions to O(p 2T,,), since at most P - 1 processors need to wait
during the work of any insertion.
For the purposes of explaining how SP-ordered-bags works, we maintain traces explicitly. For-
mally, we define a trace U to be a (dynamic) set of strands that have been executed on a single
processor. The computation C is a dynamic collection of disjoint traces, C = {U 1, U2 ,..., Uk}.
Initially, the computation consists of a single empty trace. As the computation unfolds, each strand
is inserted into a trace.
Whenever the work-stealing scheduler causes a steal from a victim processor that is executing
a trace U, SP-ordered-bags splits U into five subtraces (U(1), U (2), U (3) U (4), U(5)), which Sec-
tion 2.6 explains in detail, modifying the computation C as follows:
C +- C - U U {U( 1), U(2), U(3), U(4), U(5)}
Consequently, if the work-stealing scheduler performs s steals, ICI = 4s + 1. Since an efficient
work-stealing scheduler provides a bound of O(PToo) steals with high probability, the expected
size of C is O(PToo). The principal use of the SP-bags algorithm from [91] is that it enables
efficient splitting, as will be explained in Section 2.6.
Details of the two tiers of SP-ordered-bags will be presented in Sections 2.5 and 2.6. For now, it
is sufficient to understand the operations each tier supports. The global tier supports the operations
OM-INSERT and OM-PRECEDES on English and Hebrew orderings. In addition, the global tier
supports an OM-MULTI-INSERT operation, which inserts several items into an order-maintenance
data structure. The local tier supports LOCAL-INSERT and LOCAL-PRECEDES on a local (SP-bags)
data structure. It supports an operation SPLIT, which partitions the strands in a trace when a steal
occurs. It also supports an operation FIND-TRACE, which returns the current trace to which a strand
/ 
_________il~ ~__~;l~i__ _*l___i_~L__ ;; _ij_^_ _l~~l_ ;_ j::: i/jji;_ ;//___L_ I
belongs. The implementation of all the local-tier operations must be such that many FIND-TRACE
operations can execute concurrently.
Figure 2-11 presents parallel pseudocode for the SP-ordered-bags algorithm, with details of the
local-tier operations omitted. As in the SP-order algorithm, SP-ordered-bags performs a left-to-right
walk of the SP parse tree, executing strands as the parse tree unfolds. Each strand is inserted into a
trace, which is local to the processor executing the strand. The structure of the trace forms the local
tier of the SP-ordered-bags algorithm and is described further in Section 2.6. The full SP-ordered-
bags algorithm can be obtained by merging Figure 2-11 with the SP-parse-tree walk performed by
the local-tier algorithm.
SP-ordered-bags associates each node in the SP parse tree with a single trace by accepting a
trace U as a parameter in addition to a node X, indicating that the descendant strands of X should
be inserted into the trace U. When SP-ORDERED-BAGS(X, U) completes, it returns the trace with
which to associate the next node in the walk of the parse tree. In particular, for an S-node X, the
trace U' returned from the walk of the left subtree in line 8 is passed to the walk of X's right subtree
in line 9. The same is true for P-nodes, unless the right subtree has been stolen; see lines 13 and 16.
Lines 1-5 deal with the case where X is a leaf and therefore a strand. As in SP-ORDER,
the queries to the SP-maintenance data structure occur in the EXECUTESTRAND procedure. In
our analysis in Section 2.8, we shall assume that the number of queries is at most the number of
instructions in the strand. The strand is inserted into the provided trace U in line 3 before executing
the strand in line 4. Lines 6-10 and lines 12-28 handle the cases where X is an S- or P-Node,
respectively. For both P-nodes and S-nodes, the procedure walks to X's left then right subtree. For
an S-node, however, the left subtree must be fully expanded before walking to the right subtree.
During the time that a P-node is being expanded, a steal may occur. Specifically, while the
current processor walks the left subtree of the P-node, another processor may steal (the walking of)
the right subtree. When a steal is detected (line 14 - EXECUTINGSERIALLY() returns FALSE), 7
the current trace is split into five traces - U(1) , U(2) , U(3) , U(4) , and U(5) - with a call to the
SPLIT procedure. This SPLIT procedure, and the partitioning into subtraces, is described further
in Section 2.6. The SP-ordered-bags algorithm proceeds to order the traces, inserting the five new
traces into the global SP-maintenance data structures. The Eng order maintains the English ordering
of the traces, as follows:
(U(1), U(2), U(3), U(4), U(5)).
Similarly, the Heb order maintains the Hebrew ordering of the traces:
(U(1), U(4), U(3), U(2), U(5).
We use a global lock to serialize these trace constructions and insertions into the shared order-
maintenance data structure. For correctness, we require not only that a stolen node have no ancestors
with stealable children (see Property 2.9), but we also require that all work associated with ancestral
steals (such as splitting traces) complete before performing the work for the newly stolen node.
Whereas the scheduler guarantees that steals occur in the proper order, our algorithm must enforce
the property for the work occurring on steals. To enforce this condition, we introduce two fields for
each P-node in the parse tree. The field stolen [X] is initially set to FALSE; when the work associated
with stealing X's right has completed, stolen[X] -- TRUE (line 25). The field PNodeParent[X]
stores the nearest P-node ancestor Y of X for which X is in Y's left subtree. 8 In particular, our
7Although the function EXECUTINGSERIALLY may be provided by the runtime system, as it is in Cilk with the
"SYNCHED" function, runtime-system support is not required. In particular, one need simply check whether U' has been
written. If it has, then the first do block has executed completely.
8Maintaining PNodeParent is omitted from the pseudocode for compactness, but it is easily maintained by passing
SP-ORDERED-BAGS(X, U)
t> X is a SP-parse-tree node, and U is a trace
1 if ISLEAF(X)
2 then > X is a strand
3 U <-- U U {X}
4 EXECUTESTRAND(X)
5 return U
6 if IsSNODE(X)
7 then v> X is an S-node
8 U' -- SP-ORDERED-BAGS(left[X], U)
9 U" -- SP-ORDERED-BAGS(right[X], U')
10 return U"
> X is a P-node
11 stolen[X] = FALSE
12 in parallel
13 do U' <-- SP-ORDERED-BAGS(left[X], U)
14 do if EXECUTINGSERIALLY()
15 then t> the recursive call on line 12 has completed
16 U" -- SP-ORDERED-BAGS(right[X], U')
17 return U"
18 else t> A steal has occurred
19 wait until stolen [PNodeParent[X]] = TRUE
20 ACQUIRE(lock)
21 create new traces U(1 ), U(2), U (4), and U (5 )
22 OM-MULTI-INSERT(Eng, U(1), U(2), U, U (4) U(5))
23 OM-MULTI-INSERT (Heb, U1), U(4), U (2), U(5))
24 SPLIT(U, X, U (1), U(2 ))
25 stolen[X] +-- TRUE
26 RELEASE(lock)
27 SP-ORDERED-BAGS (right [X], U(4 ))
28 return U (5)
Figure 2-11: The SP-ordered-bags algorithm written in parallel pseudocode, with the local-tier operations
omitted. SP-ORDERED-BAGS accepts as arguments an SP-parse-tree node X and a trace U, and it returns a
trace. The algorithm is essentially a tree walk that carries with it a trace U into which new strands are inserted.
The in parallel keyword indicates that each of the following do blocks may execute in parallel; all subsequent
code (line 28) does not execute until both parallel do blocks complete. The EXECUTINGSERIALLY function
(line 14) returns TRUE if the first do block (i.e., the recursive call in line 16) has executed completely; when it
returns FALSE, a steal has occurred. The PNodeParent[X] attribute gives the nearest P-node ancestor of X,
and the stolen[X] attribute is updated by the algorithm to indicate whether the work occurring on a steal of
X's right child has completed. An OM-MULTI-INSERT(L, A, B, U, C, D) inserts the objects A, B, C, and
D before and after U in the order-maintenance data structure L. The Eng and Heb data structures maintain
the English and Hebrew orderings of traces. The SPLIT procedure uses node X to partition the existing
strands in trace U into three sets, leaving one of the sets in U and placing the other two into U (1) and U (2).
SP-PRECEDES(ui, uj)
29 Ui - FINDTRACE(Ui)
30 Uj 4- FINDTRACE(uj)
31 ifU = Uj
32 then return LOCAL-PRECEDES(ui, uj)
33 if OM-PRECEDEs(Eng, Ui, Uj) and
OM-PRECEDES(Heb, Ui, Uj)
34 then return TRUE
35 return FALSE
Figure 2-12: The SP-Precedes procedure for the SP-ordered-bags algorithm given in Figure 2-11. SP-
PRECEDES accepts two strands ui and uj, where uj must be a currently executing strand, and returns TRUE
if ui -< uj. FINDTRACE and LOCAL-PRECEDES are local-tier operations to determine what trace a strand
belongs to and the relationship between strands in the same trace, respectively.
algorithm simply checks that the trace splitting for X (in lines 21-25) occurs only after Y (and,
inductively, all ancestors of X) has been dealt with.
If a steal does not occur, we execute lines 16-17. Notice that if a steal does not occur anywhere
in the subtree rooted at some node X, then we execute only lines 1-17 for the walk of this subtree.
Thus, all descendant strands of X belong to the same trace, thereby satisfying the requirement that
a trace be a set of strands that execute on the same processor.
The pseudocode for SP-PRECEDES is shown in Figure 2-12. A SP-PRECEDES query for strands
ui and uj first examines the order of their respective traces. If the two strands belong to the same
trace, the local-tier (SP-bags) data structure determines whether ui precedes uj. If the two strands
belong to different traces, the global-tier SP-order data structure determines the order of the two
traces.
2.5 The global tier of SP-ordered-bags
As introduced in Section 2.4, the global tier is essentially a shared SP-order data structure with lock-
ing mediating concurrent operations. This section describes the global tier in more detail. We show
how to support concurrent queries without locking, leaving only insertions as requiring locking.
We focus on making OM-PRECEDES operations on the global tier run efficiently without lock-
ing, because the number of concurrent queries may be large. If we were to lock the data struc-
ture for each of Q queries, each query might be forced to wait for insertions and other queries,
thereby increasing the apparent work by as much as 8(QP) and nullifying the advantages of P-
way parallelism. Thus, we lock the entire global tier when an insertion occurs, but use a lock-free
implementation for the queries, which are likely to be more numerous.
The global tier is implemented using an O(1)-amortized-time order-maintenance data structure
such as those described in [33, 81, 192]. The data structure keeps a doubly linked list9 of items and
assigns an integer label to each inserted item. The labels are used to implement OM-PRECEDES:
an extra parameter, identifying the relevant P-node, into the SP-ORDERED-BAGS calls.
9Actually, a two-level hierarchy of lists is maintained, but this detail is unnecessary to understand the basic workings
of lock-free queries, and the one-level scheme we describe can be readily extended. A one-level scheme yields the same
correctness guarantees, but inserts have an amortized cost of O(log n) for an n-element list instead of the desired 0(1).
to compare two items in the linear order, we compare their labels. When OM-INSERT adds a new
item to the dynamic set, it assigns the item a label that places the item into its proper place in the
linear order.
Sometimes, however, an item must be placed between two items labeled i and i + 1, in which
case this simple scheme does not work. At this point, the data structure relabels some items so
that room can be made for the new item. We refer to the dynamic relabeling that occurs during
an insertion as a rebalance. Depending on how "bunched up" the labels of existing items are, the
algorithm may need to relabel a different number of items during one rebalance than another. In the
worst case, nearly all of the items may need to be relabeled.
When implementing a rebalance, therefore, the data structure may stay locked for an extended
period of time. The goal of the lock-free implementation of OM-PRECEDES is to allow these
operations to execute quickly and correctly even in the midst of rebalancing. We modify the
order-maintenance data structure to contain two sets of labels-an item x has labels label1 [x] and
label2 [x]. Implementation of a rebalance maintains the following three properties:
* When no rebalance is in progress, labell [x] = label2 [x] for all items x in the list, and the
labels respect the total order (i.e., labeli [x] < labeli [y] if and only if x -< y).
* At any instant in time (during a rebalance), at least one set of labels is consistent with the total
order.
* A concurrent query can detect whether a rebalance in progress has corrupted its view of the
linear order.
We use a counter (which starts at 1) to support the third property. When the counter is odd,
the set of label1 respects the total order. When the counter is even, the set of label2 is valid. The
algorithm actually proceeds in five phases, two of which implement the normal rebalance:
1. Determine the range of items to rebalance.
2. Assign the desired label to each item's label2.
3. Increment the counter indicating that a concurrent query should read the label2's.
4. Assign the desired label to each item's label1.
5. Increment the global counter indicating that the rebalance has completed and that a concurrent
query should read the labell.
This rebalancing strategy modifies each item twice while guaranteeing that a concurrent read obtains
a consistent view of the linear order.
OM-PRECEDES query checks the counter to determine whether a rebalance is in progress. To
compare items X and Y, it first determines the parity of the counter, then examines the appropriate
labels of X and Y, and finally checks the counter again. If the counter has not changed between
readings, then the query attempt succeeds, and the order of labels determines the order of X. Oth-
erwise, the query attemptfails and is repeatedly retried until it succeeds.
Since queries attempts can fail, the repeated attempts may increase the apparent work and the
apparent span of the computation. Section 2.8 bounds these increases.
2.6 The local tier of SP-ordered-bags
This section describes the local tier of the SP-ordered-bags algorithm. I show how a trace running
locally on a processor can be split when a steal occurs. By using the SP-fast-bags algorithm to
implement the trace data structure, a split can be implemented in 0(1) time. Finally, I show that
these data structures allow the series-parallel relationship to be determined between a currently
running strand and any other previously executed or currently executing strand.
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Figure 2-13: The split of a trace U around a P-node X in terms of a canonical Cilk parse tree (see Figure 2-
8). The notation F' represents the parse tree of a spawned procedure, and u represents a strand. The tree
walk of U is executing in left[X] when the subtree rooted at right[X] is stolen by a thief processor. The
shaded regions contain the nodes belonging to each of the subtraces produced by the split. The two circles
not enclosing any text indicate portions of the parse tree that have not yet been visited by the tree walk of U.
Splitting traces
Besides maintaining the SP relationships within a single trace, the local tier of the SP-ordered-bags
algorithm supports the splitting of a trace into subtraces. A split of a trace U occurs when the
processor executing U becomes the victim of a steal. The work stolen corresponds to the right
subtree of the P-node X that is highest in the SP-parse tree walked by the victim. When a trace U
is split around a P-node X, the local tier creates five subtraces: l0
1. U( 1) = {u E U : u -< X}, the strands that precede X.
2. U(2) = {u E U : u II X and u ' descendants(X)}, the strands parallel to X that do not
belong to a subtree of X.
3. U(3 ) = {u E U : u E descendants(left [X])}, the strands in X's left subtree.
4. U(4) = {u E U : E descendants(right [X])}, the strands in X's (stolen) right subtree.
This set is initially empty.
5. U(5) = {u E U : X -< u}, the strands that follow X. This set is also initially empty.
We call these properties the subtrace properties of U.
The SPLIT procedure from Figure 2-11 implements the split. Since U(4) and U(5) are initially
empty, they are not provided as parameters to the SPLIT procedure in line 24 of the SP-ORDERED-
BAGS pseudocode from Figure 2-11. The set U(3 ) is simply those strands that remain in U after
those from U(1 ) and U(2) have been split off.
Let us look at these subtraces in terms of the parse tree. (Recall that Figure 2-8 shows the
canonical Cilk parse tree.) Figure 2-13 shows the subtraces formed when a processor steals the
tree walk rooted at right[X]. Since all the strands contained in U(1 ) have been executed, no more
changes to this subtrace will occur. Similarly, the strands contained in U(2) have already been
executed. The subtrace U(3) is partially populated, and the processor executing the walk of U will
'Oln fact, the subtraces U(2 ) and U(3) can be combined, but we keep them separate to simplify the proof of correctness.
English
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Figure 2-14: An ordering of the new traces resulting from a steal as shown in Figure 2-13. Each circle
represents a trace.
continue to put strands into U(3) . The subtrace U(4) , which is initially empty, corresponds to the
strands encountered during the thief processor's tree walk. The subtrace U
(5) , which is also initially
empty, represents the next spine node / the start of the next sync block in the procedure.
When the subtraces are created, they are placed into the global tier using the concurrent SP-order
algorithm. The ordering of the traces resulting from the steal in Figure 2-13 is shown in Figure 2-14.
All the strands in U(1) precede those in U(3) , U(4) , and U(5). Similarly, all the strands (to be visited)
in U(5 ) serially follow those in U( 1) , U(2) , U(3) , and U(4). Thus, we place U( 1) first and U(s) last in
both the English and Hebrew orders. Since any pair of strands drawn from distinct subtraces U
(2) ,
U(3) , and U(4) operate logically in parallel, we place U(2) U(3)
, and U(4) in that order into the
English ordering and U(4) U(3) , and U(2) in that order into the Hebrew ordering. Although there is
no clear relationship among all the strands in U(1) and U(2) , since neither of these traces contains
unexecuted strands, SP-ordered-bags never compares them.
The SP-fast-bags algorithm can be adapted to implement the local-tier operations required by
SP-ordered-bags, namely LOCAL-INSERT, LOCAL-PRECEDES, FIND-TRACE, and SPLIT. All
these operations, except FIND-TRACE, are executed only by the single processor working on a
trace. The FIND-TRACE operation, however, may be executed by any processor, and thus the im-
plementation must operate correctly in the face of multiple FIND-TRACE operations.
The SP-fast-bags implementation used by SP-ordered-bags follows that of Section 2.2, except
we must additionally support the SPLIT operation. At the time of a split, the subtraces U( ) , U(2),
and U(3) may all contain many strands. Thus, splitting them off from the trace U may take substan-
tial work. Fortunately, SP-fast-bags overcomes this difficulty by allowing a split to be performed in
O(1) time.
Consider the S- and P-bags at the time a strand (i.e., the right subtree of the P-node X in
Figure 2-13) in the top-level procedure F is stolen and the five subtraces U( ) , U(2) , U(3) , U(4)
and U(5 ) are created. The S-bag of F contains exactly the strands in the subtrace U(1) . Similarly,
the P-bag of F contains exactly the strands in the subtrace U(2) . The SP-fast-bags data structure
supports moving these two bags to the appropriate subtrace using only 0(1) pointer updates. The
subtrace U(3 ) owns all the other S- and P-bags that belonged to the original trace U, and thus
nothing more need be done, since U(3) directly inherits U's strands. The subtraces U(4) and U(5 )
are created with empty S- and P-bags. (Although U(4) and U(5) belong to the same procedure as
U(1) , we modify SP-fast-bags to treat them as new procedures.) Thus, the split can be performed in
0(1) time, since only 0(1) bookkeeping needs to be done including updating pointers.
We must make one additional change to SP-fast-bags to get an efficient SP-ordered-bags algo-
rithm. The analysis in Section 2.8 bounds the number of steals by arguing that each time a steal
occurs, we make headway in the critical path of the computation. Since a UNION is amortized, we
may increase the critical path of the computation. In particular, the linked-list disjoint-set compo-
nent of a UNION may take up to )(n/ lg n) time, where n is the number of strands. To compensate
for this amortization, we also provide a FAST-UNION(z, y) operation that simply points the repre-
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sentative of the set containing y at the representative of the set containing x. This operation takes
constant time. The FIND operation, however, must now follow more than one pointer to find the set
representative. In Section 2.8, we argue that FIND operations are still 0(1) in the worst case.
We call the FAST-UNION instead of the UNION operation whenever the procedure making the
call is ready to be stolen. Specifically, when SP-fast-bags performs a union of two sets with a call
to ADAPTABLE-UNION, we repeatedly perform a constant number of steps from the slow UNION
operation and test whether the current procedure is ready to be stolen. If the procedure is ready to
be stolen, we instead perform a FAST-UNION.
Figure 2-15 gives parallel pseudocode for the local-tier SP-fast-bags algorithm. This version
of SP-fast-bags returns a procedure ID into which future strands should be inserted, which is con-
ceptually similar to SP-ordered-bags from Figure 2-11. Whenever a steal occurs, as shown in lines
20-24, we create new "procedures" to handle the traces U(4) and U(5) . The new procedure, corre-
sponding to trace U(5) , is returned to be handled by the appropriate ancestor S-node. This version
of SP-fast-bags also uses the FAST-UNION operations where appropriate. Whenever the parent of
a procedure F' has been stolen, F' is available to be stolen, and a FAST-UNION is preferred. We
use the field parentstolen[F'] to indicate this fact. If we call an ADAPTABLE-UNION(F', z, y),
then the UNION periodically checks against parentstolen[F'] to see whether it should switch to the
FAST-UNION.
Even though Figure 2-15 gives a parallel implementation of SP-fast-bags, the code still reflects a
serial algorithm. That is, SP-fast-bags is still only correct if run on a single processor - this version
of SP-fast-bags allows parallelization only when run in the context of the local tier of SP-ordered-
bags. Also, as with the SP-fast-bags from Figure 2-10, we do not require any locking. Since any
particular bag or set is modified by only a single processor, there is no contention to worry about.
To attain the full SP-ordered-bags algorithm, the two parse-tree walks from Figures 2-11 and 2-
15 must be merged together.
2.7 Correctness of SP-ordered-bags
This section proves the correctness of the SP-ordered-bags algorithm. I begin by showing that
the traces maintained by SP-ordered-bags are consistent with the subtrace properties defined in
Section 2.6. I then prove that the traces are ordered correctly to determine SP relationships. Finally,
I conclude that SP-ordered-bags properly responds to SP queries.
Due to the way the splits work, we can no longer prove a theorem as general as Lemma 2.1.
That is to say, we can only accurately derive the relationship between two strands if one of them is a
currently executing strand." Although this result is weaker than for the serial algorithm, we do not
need anything stronger for a race detector. Furthermore, these are exactly the semantics provided
by the lower-tier SP-bags algorithm.
Correctness for SP-bags is established in [91]. The only significant difference between our
version of SP-fast-bags from Section 2.6 and the version in [91] is that we may spawn new instances
of the SP-fast-bags algorithm when a steal occurs. The new instances result from the creation of new
bags given in lines 20-24 of Figure 2-15. These instances correspond to the subtraces U(4) and U(5 )
from Figure 2-13, which are subtrees of the parse tree. Since SP-fast-bags operates correctly on a
Cilk parse tree, it operates correctly on a subtree as well, and we do not give a new correctness proof
here. Instead, we concentrate on correctness of the global tier and the SP-ordered-bags algorithm
as a whole.
"Specifically, we cannot determine the relationship between strands in U (1) and U(2) , but we can determine the
relationship between any other two traces.
SP-FAST-BAGS(X, F)
> X is an SP-parse-tree node, and F is a procedure ID.
1 if ISLEAF(X)
2 then > X is a strand
3 F+-FU{X}
4 EXECUTES TRAND(X, F)
5 return F
6 if IsSNODE(X)
7 then F +- SP-FAST-BAGS(left [X], F)
8 Freturn -- SP-FAST-BAGS(right [X], F)
9 SF +-- ADAPTABLE-UNION(F, SF, PF)
10 PF +--0
11 return Freturn
> X is a P-node
12 F' +- NEWPROCEDURE 0
13 parentstolen[F'] +- FALSE
14 in parallel
15 do spawn SP-FAST-BAGS(left[X], F')
16 do if EXECUTINGSERIALLY()
17 then PF -- ADAPTABLE-UNION(F, PF, SF,)
18 SF' 0--
19 return SP-FAST-BAGS(right[X], F)
20 else > A steal occurred.
21 parentstolen [F'] <- TRUE
22 F -- NEWPROCEDURE()
23 SP-FAST-BAGS (right [X], F)
24 return NEWPROCEDURE()
Figure 2-15: The local-tier SP-fast-bags algorithm written in parallel pseudocode to operate on the canonical
Cilk parse tree from Figure 2-8. This implementation is similar to Figure 2-10 except for the implicit addition
of a FAST-UNION where necessary. The boolean parentstolen[F'] indicates whether the parent procedure
of F' has been stolen (meaning that F' is available to be stolen). As with SP-ordered-bags, this version of
SP-fast-bags returns a function into which future strands should be inserted.
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The following lemma shows that when a split occurs, the subtraces are consistent with the
subtraces properties given in Section 2.6.
Lemma 2.10 Let Ui be a trace that is split around a P-node X. Then, the subtrace properties of Ui
are maintained as invariants by SP-ORDERED-BAGS.
Proof The subtrace properties of Ui hold at the time of the split around the P-node X, when the
subtraces were created, by definition. If a subtrace is destroyed by splitting, the property holds for
that subtrace vacuously.
Consider any strand u at the time it is inserted into some trace U. Either U is a subtrace of Ui
or not. If not, then the properties hold for the subtrace Ui vacuously. Otherwise, we have five cases.
Case 1: U = Ui (1) . This case cannot occur. Since Ui ( 1) is mentioned only in lines 19-28 of
Figure 2-11, it follows that Ui (1) is never passed to any call of SP-ORDERED-BAGS. Thus, no
strands are ever inserted into Ui( ) .
Case 2: U = Ui(2). Like Case 1, this case cannot occur.
Case 3: U = Ui (3 ) . We must show that Ui (3) = {u : u E descendants(left[X])}. The difficulty
in this case is that when the trace Ui is split, we have Ui - Ui(3 ) , that is, Ui and Ui(3 ) are aliases
for the same set. Thus, we must show that the invariant holds for all the already forked instances of
SP-ORDERED-BAGS that took Ui as a parameter, as well as those new instances that take Ui
(3) as a
parameter. As it turns out, however, no new instances take Ui (3 ) as a parameter, because (like Cases
1 and 2) Ui(3) is neither passed to SP-ORDERED-BAGS nor returned.
Thus, we are left to consider the already forked instances of SP-ORDERED-BAGS that took
Ui as a parameter. One such instance is the outstanding SP-ORDERED-BAGS(left[X], Ui) in
line 13. If u E descendants(left [X]), then we are done, and thus, we only need consider the forks
SP-ORDERED-BAGS(Y, Ui), where Y is an ancestor of the P-node X. We use induction on the an-
cestors of X, starting at Y = parent(X) to show that SP-ORDERED-BAGS(Y, Ui) does not pass Ui
to any other calls, nor does it return Ui. For the base case, we see that SP-ORDERED-BAGS(X, Ui)
returns Ui(5 ) = Ui(3 ).
For the inductive case, consider SP-ORDERED-BAGS(Y, Ui). We examine the locations in the
pseudocode where this procedure can resume execution. If Y is an S-node, then this procedure
can be waiting for the return from SP-ORDERED-BAGS(left[Y], Ui) in line 8 or the return from
SP-ORDERED-BAGS(right [Y], Ui) in line 9. In the first situation, our inductive hypothesis states
that SP-ORDERED-BAGS (left [Y], Ui) does not return Ui, and hence, we neither pass Ui to the right
child nor do we return it. The second situation is similar.
Instead, suppose that Y is a P-node. Since steals occur from the top of the tree, we cannot
resume execution at line 16, or else SP-ORDERED-BAGS(right[Y], Ui) would have already been
stolen. We can be only at either line 17 or line 28. If we are at line 17, our inductive assumption
states that SP-ORDERED-BAGS(right[Y], Ui) does not return Ui, and thus we do not return Ui
either. Otherwise, we are at line 28, and we return the U (5 ) resulting from some split.
Case 4: U = Ui(4). We must show that Ui(4 ) = {u: u E descendants(right[X])}. The
only place where Ui (4 ) is passed to another SP-ORDERED-BAGS call, and hence used to insert
a strand, is line 27. No matter what SP-ORDERED-BAGS(right[X], Ui (4 )) returns, the call to
SP-ORDERED-BAGS(X, Ui) does not return Ui(4); it returns Ui(5 ). Thus, the only strands that
can be inserted into Ui (4) are descendants of right [X], which matches the semantics of U (4) .
Case 5: U = U(5). We must show that Ui(5) = {u E Ui :X -< u}. The subtrace U (5 ) is
used only in the return from SP-ORDERED-BAGs(X, Ui) on line 28. As seen in lines 6-10 and
lines 16-17, SP-ORDERED-BAGS passes the trace returned from a left subtree to a right subtree.
Thus, the only SP-ORDERED-BAGS calls that have any possibility of inserting into Ui(5) are the
right descendants of X's ancestors. When a split occurs (and hence when a steal occurs), by the
properties (Property 2.9) of the work-stealing scheduler, it occurs at the topmost P-node of a trace.
Thus, the only ancestors of X with unelaborated right subtrees are S-nodes. It follows that Ica(u, X)
is an S-node, and hence X -< u. nI
The following lemma shows that the Eng and Heb orderings maintained by SP-ordered-bags
are sufficient to determine the relationship between traces.
Lemma 2.11 Let Eng and Heb be the English and Hebrew orderings, respectively, maintained by
the global tier of SP-ordered-bags. Let uj be a currently executing strand in the trace Uj, and let ui
be any strand in a different trace Ui 4 Uj. Then, we have ui -< uj if and only if Eng [Ui] < Eng [Uj]
and Heb[Ui] < Heb[Uj].
Proof The proof is by induction on the number of splits during the execution of SP-ordered-bags.
Consider the time that a trace U is split into its five subtraces. If neither Ui nor Uj is one of the
resulting subtraces U(1), U(2), . . ., U(5 ), then the split does not affect Ui or Uj, and the lemma holds
holds trivially.
Suppose that Ui E {U(1), , . . ., U(5 )}, but Uj V {U(1), U(2),. .. , U(5)}. Then, Ui and Uj
have the same relationship they did before the split, because we insert the subtraces U( 1 ) , U(2), U (4 ) ,
and U (5 ) contiguously with U = U(3) in the English and Hebrew orderings. Similarly, if we have
Ui ' {U(),.. ., U(5)}, but Uj E {U(1 ), U(2)... , U(5 )}, then the lemma holds symmetrically.
Thus, we are left with the situation where Ui E { U(1 ), U(2),..., U (5) } can be any trace, but the
other trace is restricted to Uj E { U(3 ), U(4 ) , U(5 )}. We can ignore the case when Ui = Uj, because
the lemma assumes that Ui 7i Uj, as well as the cases when Uj E { U(1), U(2)}, because uj is a
currently executing strand. We consider the remaining twelve cases in turn.
Case (1,3): Ui = U(1) and Uj = U (3) . We apply Lemma 2.10 to conclude that ui -< X for
some P-node X and uj E descendents(left[X]), which implies that ui -< uj. We also have that
Eng[U(1)] < Eng[U(3 )] and Heb[U(1 )] < Heb[U(3 )], which matches the claim.
Case(1,4): Similar to case (1,3).
Case(1,5): U = UWl) and Uj = U (5) . We apply Lemma 2.10 to conclude that ui -< X for some
P-node X and that X -< uj, and hence ui -< uj. We also have that Eng[U(1)] < Eng[U(5 )] and
Heb[U(1 )] < Heb[U(5 )], which matches the claim.
Case (2,3): Ui = U (2) and Uj = U (3 ) . Lemma 2.10 allows us to conclude that ui E {u E U:
u II X and u descendants(X)} for some P-node X and that strand uj E descendants(left[X]),
which means that ui I] uj. We also have that Eng[U(2)] < Eng[U(3 )] and Heb[U(2)] > Heb[U(3 )],
which matches the claim.
Case(2,4): Similar to case (2,3).
Case(2,5): Ui = U(2) and Uj = U (5) . As Eng[U(2 )] < Eng[U(5)] and Heb[U(2)] < Heb[U(5 )],
we must show that ui -< uj. The simple fact here is that U (5) logically follows all other strands in U
(as shown pictorially in Figure 2-13), but that is not directly stated in the subtrace properties, so we
will prove it more formally here. Lemma 2.10 implies that X -< uj, and hence S = Ica(X, uj) is an
S-node such that X and uj are contained in S's left and right subtrees, respectively. If ui is in S's left
subtree, then ui -< uj, and we have shown what we need to show. We also infer that ui cannot be in
S's right subtree (specifically, Ica(X, ui) :- S), since Lemma 2.10 states that Ica(X, ui) is a P-node.
The remaining option to consider is that ui not be a descendant of S. We will show by contradiction
that this case cannot occur. We therefore consider lca(ui, S). As lca(ui, S) = Ica(ui, X), and
ui II X, we conclude that Ica(ui, S) must be a P-node. Note that by the structure of the Cilk parse
tree, S is a spine node (as spine nodes are the only S-nodes with P-nodes in their left subtrees).
Moreover, also by the structure of the Cilk parse tree, the nearest P-node ancestor of a spine node
is a right parent. Let X' be the nearest P-node ancestor of S. Then either X' = Ica(ui, S), or X'
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is a descendant of Ica(ui, S). Given the left-to-right execution of Property 2.9 and the fact that uj
(located in the left subtree of X') is currently executing, we have two possibilities. If the right child
of X' is stealable, then Property 2.9 implies that the current split is not around X, which generates a
contradiction. If the right child of X' has already been stolen, then the right subtree of X' does not
belong to the trace U, which is also a contradiction. As all other possibilities have been eliminated,
we thus conclude that Ica(ui, uj) = S, and hence ui -< uj.
Case(3,4): Ui = U(3) and Uj U(4) . Lemma 2.10 states that ui E descendants(left[X]) and
uj E descendants(right[X]) for some P-node X, and hence Ica(ui, uj) = X and ui II uj. We also
have that Eng[U(3 )] < Eng[U(4)] and Heb[U(3 )] > Heb[U(4)], which matches the claim.
Case(3,5): Ui = U(3) and Uj = U(5) . Lemma 2.10 states that ui E descendants(left [X]) and
X -< uj. It follows that Ica(X, uj) is an S-node with X belonging to the left subtree, and hence
Ica(ui, uj) is an S node with ui belonging to the left subtree. We conclude that ui -< uj, which
matches the ordering Eng[U(3)] < Eng[U(5) and Heb[U(3 )] < Heb[U(5 )].
Case(4,3): Symmetric with case (3,4).
Case(4,5): Similar to case (3,5).
Case(5,3): Symmetric with case (3,5).
Case(5,4): Symmetric with case (4,5). l
We are now ready to prove that SP-ordered-bags returns the correct result for an SP-PRECEDES
operation run on a currently executing strand and any other strand.
Theorem 2.12 Consider any point during the execution of SP-ORDERED-BAGS on an SP parse
tree. Let ui be a strand that has been visited, and let uj be a strand that is currently executing. Then,
the procedure SP-PRECEDES(ui, uj) correctly returns TRUE if ui -< uj and FALSE otherwise.
Proof The SP-ORDERED-BAGS procedure inserts a strand u into a trace U before executing
u, and therefore when a strand executes, it belongs to some trace. Furthermore, the English and
Hebrew orderings Eng and Heb, respectively, contain all traces that contain any strands.
First, consider the case in which ui and uj do not change traces during the execution of SP-
PRECEDES. If ui and uj belong to the same trace, then SP-PRECEDES returns the correct result
as the result of a query on the local tier. If ui and uj belong to different traces, then Lemma 2.11
shows that the correct result is returned.
We must also show that SP-PRECEDES returns the correct result if the traces for either ui or uj
are split during the execution of the SP-PRECEDES query. Only a single SPLIT may be in progress at
a time because of the global lock used by SP-ORDERED-BAGS. We consider the state of the traces
at the instant in time at which the last SPLIT completed before the start of SP-PRECEDES. That
is, if there is no SPLIT in progress, then we consider the state of traces at the time SP-PRECEDES
begins. If there is a SPLIT in progress when SP-PRECEDES begins, then we consider the state of
traces just before that SPLIT began.
Suppose that we have ui and uj belong to different traces at this time. Consider the code given
in Figure 2-12. There is no way to get Ui = Uj in the test in line 31. Moreover, we have that
Lemma 2.11 applies to give us the correct result.
Suppose instead that at the start of the SPLIT, we have ui and uj belong to the same trace U. A
SPLIT may be in progress. Since uj is still executing, and it belongs to some trace already, it follows
from the subtrace properties that uj can only be a part of a U(3) = U resulting from a SPLIT. Thus,
the trace for uj cannot change across the execution of SP-PRECEDES. Similarly, ui can belong to
one of {U(1) , U(2), U(3) }, but it cannot belong to U(4) or U(5) , since it already exists at the time of
the SPLIT. Given these facts, it does not matter whether we get Ui = Uj in line 31. If Ui = Uj
and ui, uj E U(3) , then LOCAL-PRECEDES returns the correct result. If Ui = Uj and ui E U(1) ,
then LOCAL-PRECEDES still returns the correct result, since ui belongs to an S-Bag. Similarly, if
Ui - Uj and ui E U(2), then LOCAL-PRECEDES returns the correct result, since ui belongs to
a P-Bag. From Lemma 2.11, the OM-PRECEDES returns the correct result in either of these two
cases. LI
2.8 Performance analysis
This section analyzes the SP-ordered-bags algorithm run on a fork-join program. Suppose that the
program has T1 work and a span of Too. When executed on P processors using a round-robin work-
stealing scheduler (that satisfies Property 2.9), SP-ordered-bags runs in O(Ti/P + PToo) time in
the worst case.
First, I show that the local-tier operations LOCAL-PRECEDES (implemented as a FIND in the
disjoint-sets data structure) takes 0(1) time in the worst case. Recall that we modify SP-fast-bags
and the disjoint-sets data structure for SP-ordered-bags in Section 2.6 by introducing this notion
of a FAST-UNION. Whereas the Gabow and Tarjan data structure has all elements pointing at the
representative, a set resulting from a FAST-UNION does not. As a result, it is not immediately
obvious that a FIND takes 0(1) time in the worst case. To prove this fact, we exploit the structure
of the unions performed by the local tier of SP-ordered-bags. If a set has all elements pointing at
the representative, then we say that the depth of the set is 1. When the FAST-UNION is performed,
the depth may increase, but we bound this increase.
Lemma 2.13 For a procedure F that is ready to be stolen in an execution of SP-ordered-bags, the
depth of the sets for SF and PF are at most 2 and 3, respectively.
Proof Proof by induction on the unions involving these bags.
Any child procedure F' is not ready to be stolen, because Property 2.9 (see Section 2.4 ) requires
parents to be stolen before their children. Thus, since no FAST-UNIONS are performed on F', the
depth of SF, is 1 when F' returns to F.
The ADAPTABLE-UNION(F, PF, SpF) is only performed in line 18 of Figure 2-15. Since the
modified ADAPTABLE-UNION points the representative of SF, to the representative for PF, this
union does not increase the depth of PF past 2.
The only point at which we union with SF is line 9. Since the representative for PF is pointed
to the representative of SF, and the depth of PF is at most 2 by the inductive assumption, we have
that the depth of SF does not increase past 3. F1
Given Lemma 2.13, we have that each FIND takes 0(1) worst-case time, which gives us the
following corollary.
Corollary 2.14 A LOCAL-PRECEDES performed by SP-ordered-bags takes 0(1) worst-case time.
To prove the desired bound on the entire SP-ordered-bags execution, we must first bound the
number of steals performed. The following theorem, similar to Theorem 9 from [27], applies to our
environment when using an efficient work-stealing scheduler, such as the Cilk scheduler. We focus
specifically on the case where the work stealing occurs, and show that this is still efficient in our
context. We assume that processors are moving at roughly the same speed. That is, all processors
execute 0(1) instructions per unit time.
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Theorem 2.15 Consider any fork-join program with T1 work and span Too. When executed on P
processors using a Cilk-like work-stealing scheduler that chooses victims to steal from at random,
SP-ordered-bags has O(PToo) steal attempts in expectation. Moreover for any e > 0, the number
of steal attempts is O(P(Too + lg(1/e))) with probability at least 1 - E.
Proof Since the proof is virtually identical to one given by Arora, Blumofe, and Plaxton [27],
only a sketch of the proof is given here. We assign potentials to each ready strand - those strands
that are ready to be executed. In particular, let d(u) be the depth of a strand u, or the distance of u
from the start of the computation. Then
3 2(T-d(u))-1 if u is assigned to some processor;
0(u) = 3 2(Too-d(u)) otherwise.
The potential only decreases over time. Whenever a strand is stolen, it is assigned to a processor.
Whenever a processor completes an assigned strand, it enables up to two children which are deeper
in the computation. Either of these actions decreases the total potential.
To bound the number of steals, group potentials by processors owning the strands. The crux of
the argument is that whenever a thief processor tries to steal from a victim processor q, the victim
loses a constant factor of its potential. It turns out that the next strand stolen from a particular
processor q contributes a constant fraction of that processor's potential. Thus, if a successful steal
occurs, the potential decreases by a constant fraction of q's potential. Similarly, if q does not have
any strands ready to be stolen, then completing the current strand also decreases q's potential by a
constant fraction. Therefore, even if the steal attempt is not successful, we know that the potential
decreases.
Following the argument by Aurora et al., we apply a balls-in-bins argument to argue that each
contiguous round of P steals reduces the total potential by a constant factor with constant proba-
bility. A Chernoff bound across the rounds gives a high-probability result.
In our case, the work completed during any step may not be real work towards the original fork-
join program. To compensate, we blow up each instruction by a factor of r, where r is the worst-
case cost of the 0(1) SP-PRECEDES (without retrying the OM-PRECEDES) queries performed at
each instruction and the cost of the local-tier SP-maintenance operation when the strand is ready
to be stolen. Since the balls-in-bins argument relies on the fact that we make progress towards
the critical path when a strand is being worked on or stolen, we care only about the blowup from
SP-maintenance that occurs at this time.
The two SP-maintenance operations that pose the greatest challenge are the UNION, which may
need to make a lot of updates, and the OM-PRECEDES operations, which may retry several times.
For the former, observe that since FAST-UNION is performed when the strand is ready to be stolen,
the blowup (at steal-attempt time) from this operation is at most O(1). As for OM-PRECEDES,
recall that we assume processors are moving at the same speed. We assume that the updates per-
formed on a steal take a sufficiently long (constant) amount of time that an OM-PRECEDES only
needs to abort once. (If not, we can make SP-ordered-bags wait for a constant amount of time while
holding the global lock, without impacting the asymptotic performance.) We, therefore, effectively
have a new computation with span T', < rTo, with r = 0(1), and the potential and balls-in-bins
arguments from Arora et al. still apply. O
Next, I show that the entire SP-ordered-bags algorithm performs well.
Theorem 2.16 Suppose that a fork-join program has T1 work and span Too. When executed on P
processors using a Cilk-like work-stealing scheduler that chooses victims to steal from at random,
SP-ordered-bags runs in O(Ti/P + PToo) expected time. Moreover for any E > 0, SP-ordered-
bags runs in O(Ti/P + P(T, + lg(1/e))) time with probability at least 1 - E.
Proof We use an accounting argument similar to [55], except with seven buckets, instead of
three. Each bucket corresponds to a type of task that a processor can be doing during a step of
the algorithm. For each time step, each processor places one dollar in exactly one bucket. If the
execution takes time Tp, then at the end the total number of dollars in all of the buckets is PTp.
Thus, if we sum up all the dollars in all the buckets and divide by P, we obtain the running time.
The analysis depends on the number s of successful steals during the execution of the SP-
ordered-bags algorithm. Theorem 2.15 shows that the expected value of s. The seven buckets are
as follows:
B 1 : The work of the original computation excluding costs added by SP-ordered-bags. We have
that IB I = T1, because a processor places one dollar in the work bucket whenever it performs work
on the input program.
B 2: The work for global-tier insertions, including the cost for splits. SP-ordered-bags performs
an OM-INSERT operation, serially, for each steal. The amortized time required to perform s opera-
tions in the order-maintenance data structure is O(s). Thus, fB21 = O(s).
B3 : The work for the local-tier SP-maintenance operations. Since there are 0(1) SP-fast-bags
operations for each instruction in the computation, and each SP-fast-bags operation costs 0(1)
amortized time, we have |B3 1 = 0(Ti).
B 4 : The waiting time for the global lock on global-tier OM-INSERT operations. When one
processor holds the lock, at most O(P) processors can be waiting. Since 0(1) insertions occurs for
each steal, we have IB4 1 = O(Ps).
Bs: The work wasted on failed and retried global-tier queries. Since a single insertion into
the order-maintenance structure can cause at most 0(1) queries to fail on each processor and the
number of insertions is O(s), we conclude that IB5 1 = O(Ps).
B 6 : Steal attempts while the global lock is not held by any processors. We use Theorem 2.15
to conclude that IB61 = O(PTo) in expectation, or IB61 = O(P(Too + lg(1/e))) with probability
at least 1 - E.
B 7 : Steal attempts while the global lock is held by some processor. The global lock is held for
0(s) time in total, and in the worst case, all processors try to steal during this time. Thus, we have
IB7 1 = O(Ps).
To conclude the proof, observe that s < IB6 [, because the number of successful steals is less
than the number of steal attempts. Summing up all the buckets yields 0(TI + P IB6 1) at the end of
the computation, and hence, dividing by P, we obtain an expected running time of 0 (Ti /P + PTo)
and the corresponding high probability bound. O1
It turns out that we can modify the work-stealing scheduler to improve the worst-case perfor-
mance of SP-ordered-bags. In particular, we modify the scheduler to perform steal attempts in a
round-robin order instead of randomly. To perform round-robin steal attempts, we lock a global
list of processors on each steal attempt. Since we lock on successful steals for SP-ordered-bags
anyway, this additional locking does not hurt us. (Randomized stealing makes sense in the context
of an arbitrary multithreaded program, because ordinarily steals are not serialized.)
Given the round-robin stealing policy, we can state a worst case bound on the number of steals,
similar to Theorem 2.15.
Theorem 2.17 Consider any fork-join program with T work and span Too. When executed on P
processors using the round-robin, Cilk-like work-stealing scheduler (i.e., one obeying Property 2.9),
SP-ordered-bags has O(PT,) steal attempts in the worst case.
Proof We use the same potential function as in Theorem 2.15. We group P contiguous steal
attempts into rounds. In a round, a steal attempt occurs on each processor. When attempting to
steal from a particular processor, its potential decreases by a constant factor. Thus, in a round, the
potential of the entire system decreases by a constant factor. There can be O(To) such rounds, for
a total of O(PT 0 ) steal attempts in the worst case. ]
Applying Theorem 2.17 to bound the number s of successful steals in Theorem 2.16, we achieve
the following worst-case bound.
Theorem 2.18 Consider any fork-join program with T1 work and span Too. When executed on
P processors using the round-robin, Cilk-like work-stealing scheduler, SP-ordered-bags runs in
O(Ti/P + PT,,) time in the worst case. EO
Finally, I show that SP-ordered-bags is scalable. In particular, the following corollary states
that SP-ordered-bags achieves linear speedup when P = O( T1 /T,). In contrast, the underlying
fork-join program achieves linear speedup on a work-stealing scheduler when P = O(T/Too),
which is optimal. Although /T 1 /T, is not optimal, it is reasonably large.
Corollary 2.19 SP-ordered-bags achieves linear speedup when P = O(v T1/T).
Proof When P = O( T1 /To), Theorems 2.16 and 2.18 state that SP-ordered-bags runs in
o (Ti/P + Ti -T) = 0 (Ti/P + Ti/ ITO ) = O(Ti/P).
2.9 Related work on SP-maintenance
This section summarizes related work on SP-maintenance and order-maintenance data structures.
Nudler and Rudolph [163] introduced the English-Hebrew labeling scheme for SP-maintenance.
Each strand is assigned two labels, similar to the labeling in this paper. They do not, however,
use a centralized data structure to reassign labels. Instead, label sizes grow proportionally to the
maximum concurrency of the program. Mellor-Crummey [153] proposed an "offset-span labeling"
scheme, which has label lengths proportional to the maximum nesting depth of forks. Although
it uses shorter label lengths than the English-Hebrew scheme, the size of offset-span labels is not
bounded by a constant as it is in our scheme.
The first order-maintenance data structure was published by Dietz two decades ago [79]. It
supports insertions and deletions in O(lg n) amortized time and queries in 0(1) time. Tarjan ob-
served [81] that updates could be supported in 0(1) amortized time, and the same result was ob-
tained independently by Tsakalidis [192]. Dietz and Sleator [81] proposed two data structures, one
that supports insertions and deletions in 0(1) amortized time and queries in 0(1) worst-case time
and another that supports all operations in 0(1) worst-case time. Bender, Cole, Demaine, Farach-
Colton, and Zito [33] gave two simplified data structures whose asymptotic performance matches
the data structures from [81]. Their paper also presents an implementation study of the amortized
data structure.
A special case of the order-maintenance problem is the the online list-labeling problem [22, 80,
82, 123], also called thefile maintenance problem [197-200]. In online list labeling, we maintain
a mapping from a dynamic set of n elements to the integers in the range from 1 to u (tags), such
that the order of the elements matches the order of the corresponding tags. Any solution to the
online list-labeling problem yields an order-maintenance data structure. The reverse is not true,
however, because there exists an Q(lg n) lower bound on the list-labeling problem [80, 82]. In
file maintenance, we require that u = O(n), since this restriction corresponds to the;problem of
maintaining a file densely packed and defragmented on disk.
Labeling schemes have been used for other combinatorial problems such as answering least-
common-ancestor queries [1, 15, 17,126] and distance queries used for routing [14,16,26,102,132,
189]. Although these problems are reminiscent of the order-maintenance problem, most solutions
focus on reducing the number of bits necessary to represent the labels in a static (offline) setting.
Anderson and Woll [20] discuss concurrent union-find operations using path compression (with
path halving) and union by rank. Whereas they consider multiple finds and multiple unions occur-
ring concurrently, however, our problem is confined to single unions and multiple finds occurring
concurrently.
2.10 Concluding remarks
This chapter has focused on provably efficient parallel algorithms for SP-maintenance. As a practi-
cal matter, the algorithms are likely to perform faster than the worst-case bounds indicate, because it
is rare that every lock access sees contention proportional to the number of processors. This obser-
vation can be used in practical implementations to simplify the coding of the algorithms and yield
somewhat better performance in the common case. Nevertheless, we contend that the predictability
of provably efficient software gives users less frustrating experiences. Giving up on provable per-
formance is an engineering decision that should not be taken lightly. We also believe that provably
efficient algorithms are scientifically interesting in their own right.
As we were writing the earlier conference version of the SP-ordered-bags paper [48], we re-
peatedly confronted the issue of how an amortized data structure interacts with a parallel scheduler.
Standard amortized analysis could be applied to analyze the work of a computation, but we could not
use amortization to analyze the critical path and had to settle for worst-case bounds. Luckily, since
the conference version, we discovered that we could remove the amortized difficulties from the SP-
ordered-bags algorithm. The issue of dealing with amortization in a parallel setting, however, has
not been solved. Moreover, we were surprised that we needed to reprise the elaborate work-stealing
analysis from [55] (with seven buckets, no less!) in order show that SP-ordered-bags is efficient. Are
there general techniques that can allow us to develop provably good parallel algorithms without re-
peatedly subjecting ourselves (and readers) to such intricate and difficult mathematical arguments?
We were also surprised to see that using a round-robin work-stealing scheduler resulted in a bet-
ter worst-case running time than the randomized work-stealing scheduler. When running a program
that does not serialize steals as SP-ordered-bags or XConflict do, the randomized work stealer per-
forms better. Is there some balance that can be achieved here? A Cilk program (that does not contain
locks) with T1 work and span T. runs on the randomized work-stealing scheduler in 0(T /P+T,)
time in expectation. Is there a scheduler that results in a running time like O(T1/P + PET,) in the
worst case?
Chapter 3
Nested Parallelism in Transactional
Memory
This chapter investigates adding transactions with nested parallelism and nested transactions to a
dynamically multithreaded parallel programming language that generates only series-parallel pro-
grams. I describe XConflict, a data structure that facilitates conflict detection for a software transac-
tional memory system which supports transactions with nested parallelism and unbounded nesting
depth. For languages that use a Cilk-like work-stealing scheduler, XConflict answers concurrent
conflict queries in 0(1) time and can be maintained efficiently. In particular, for a program with T1
work and span T,, the running time on P processors of the program augmented with XConflict is
only O(Ti/P + PT ). In addition, we use XConflict as the basis for the CWSTM runtime-system
design for software transactional memory, supporting unbounded nesting of parallelism and trans-
actions. This chapter represent joint work with Kunal Agrawal and Jim Sukha, previously appearing
in [8].
Using XConflict, I describe CWSTM, a runtime-system design for software transactional mem-
ory which supports transactions with nested parallelism and unbounded nesting depth of transac-
tions. The CWSTM design provides transactional memory with eager updates, eager conflict detec-
tion, strong atomicity, and lazy cleanup on aborts. In the restricted case when no transactions abort
and there are no concurrent readers, CWSTM executes a transactional computation on P processors
also in time O(T 1/P + PTo). Although this bound holds only under rather optimistic assump-
tions, to our knowledge, this result is the first theoretical performance bound on a TM system that
supports transactions with nested parallelism which is independent of the maximum nesting depth
of transactions.
Transactional memory (TM) [119] represents a collection of hardware and software mechanisms
that help provide a transactional interface for accessing memory to programmers writing parallel
code. Recently, TM has been an active area of study; for example, researchers have proposed many
designs for transactional memory systems, with support for TM in hardware (e.g. [18, 115, 156]),
in software (e.g., [5, 118, 147]), or hybrids of hardware and software (e.g., [75, 135]). A typical
TM runtime system executes transactions optimistically, aborting and rolling back transactions that
"conflict" to guarantee that transactions appear to execute atomically.
Most work on transactional memory focuses exclusively on supporting transactions in programs
that use persistent threads (e.g., pthreads). TM systems for such an environment are designed as-
suming that transactions execute serially, since the overhead of creating or destroying a pthread
naturally discourages programmers from having nested parallelism inside a transaction. Further-
more, the special case of serial transactions greatly simplifies conflict detection for TM; typically,
PARALLELINCREMENT()
1 .r - 0
2 in parallel
3 do x x + 1
4 dox x+ 10
5 in parallel
6 do x -- x + 100
7 do x -- x + 1000
8 print x
Figure 3-1: A simple fork-join program that does several parallel increment of a shared variable.
The in parallel keyword indicates that each of the following do blocks may execute in parallel; all
subsequent code (line 8) does not execute until both parallel do blocks (line 3 and lines 4-7) com-
plete. This program contains several races - assuming sequential consistency, valid outputs are x E
{1, 11,101,110,111, 1001, 1010, 1011,1101,1110,1111}.
x--00 x-x+1 print x
x-X+10 x-x-100 (no instruction)
x--x+1000
Figure 3-2: The series-parallel dag for the sample program given in Figure 3-1. Edges correspond to in-
structions in the program. Diamonds and squares correspond to the start and end, respectively, of parallel
constructs.
the TM runtime detects a conflict between two distinct active transactions if they both access the
same object £, at least one transaction tries to write to e, and both transactions are executed on differ-
ent threads. This last condition is relevant for TM systems that support nested transactions, where
transactions may contain other transactions. Conceptually, when transactions execute serially, two
active transactions executing on the same thread are allowed to access the same object because one
must be nested inside the other.
Another way to write parallel programs, however, is to use dynamic multithreaded languages
such as Cilk [54, 185] or NESL [53] or multithreaded libraries like Hood [56], as discussed in
Chapter 2. A natural question arises: how can transactions be added to a dynamic multithreaded
language such as Cilk?
To pose the problem more concretely, consider the series-parallel program shown in Figure 3-1,
which performs parallel increments to a shared variable. Figure 3-2 gives the corresponding series-
parallel dag for the program. One natural way to add transactions to a series-parallel program is by
wrapping segments of the program in atomic blocks, as illustrated by Figure 3-3. As shown, it is
easy to generate transactions (e.g., X3) with nested parallelism and nested transactions (e.g., X4).
How does a TM system execute the program in Figure 3-3?
This chapter investigates adding transactions to a dynamic multithreaded language that gener-
ates only series-parallel programs. I focus on a provably efficient TM system that supports un-
I --
XPARALLELINCREMENT()
1 atomic { > Transaction X 1
2 x +-- 0
3 in parallel
4 do atomic { x - x + 1} > X2
5 do atomic { > X3
6 x*-x+ 10
7 in parallel
8 do x -- x + 100
9 do atomic {x -- x + 1000} > X 4
10 } > End X3
11 } > End Xi
12 print x
Figure 3-3: The program from Figure 3-1 with the addition of some transactions, denoted by atomic{.)
blocks. The triangle denotes a comment. Since atomic blocks are not placed around all increments, this
program still permits multiple outputs - valid outputs are 111 and 1111. The (symmetric) 1011 is excluded
due to strong atomicity.
bounded nesting and parallelism. That is, we want a TM system with a bound on a program's
completion time that is independent of the maximum nesting depth of transactions. It turns out that
TMs that perform work on every transaction commit proportional to the size of the transaction's
"readset" or "writeset" cannot support an unbounded nesting depth efficiently. Generally, TM with
lazy conflict detection requires work proportional to the size of the transactions readset, and TM
with lazy updates require work proportional to the size of the transaction's writeset. Thus, we focus
on TM with eager conflict detection and eager updates, since both require only a constant amount
of work on every commit.
Contributions
A key component of a TM system with nested parallelism is the conflict-detection scheme. I de-
scribe the semantics for TM with eager conflict detection for series-parallel computations with trans-
actions. I present XConflict, a data structure that a software TM system can use to query for conflicts
when implementing these semantics. For Cilk-like work-stealing schedulers, the XConflict answers
concurrent queries in 0(1) time and can be maintained efficiently. In particular, consider a program
with T1 work and a span of T. Then, the running time on P processors of the program augmented
with XConflict is only O(T1/P + PToo). In comparison, with high probability, Cilk executes the
program without XConflict in the asymptotically optimal time O(T 1/P + T,). These two bounds
imply that maintaining the XConflict data structure does not asymptotically increase the running
time of the program, compared to Cilk, when VT 1 /T" > P.
This chapter also describe CWSTM, a design for a software TM system with eager updates that
uses the XConflict data structure. CWSTM provides strong atomicity and supports lazy cleanup on
aborts (i.e., when a transaction X aborts, other transactions can help roll back the objects modified
by X). The XConflict bounds translate to CWSTM in a restricted case when there are no concurrent
readers (all memory accesses are treated as writes) and there are no transaction abort. If the underly-
ing transaction-free program has T work and To span, then the CWSTM executes the transactional
program in time O(T1/P + PToo) when run on P processors. At first glance, these bounds might
seem uninteresting due to the restrictions. It is difficult, however, for any TM system to provide any
nontrivial bounds on completion time in the presence of aborts, since the system might redo an arbi-
trary amount of work. Moreover, TM with eager conflict detection that allows more than a constant
number of shared readers to an object can potentially lead to memory contention; thus, even if there
are no conflicts on that object, it seems difficult to provide efficient worst-case theoretical bounds.
XConflict and CWSTM represent joint work with Kunal Agrawal and Jim Sukha, previously
appearing in [8].
The remainder of this chapter is organized as follows. We use a computation tree to model
a computation with nested parallel transactions; Section 3.1 describes the computation tree and
how the CWSTM runtime system maintains this computation tree online. Section 3.2 defines our
CWSTM semantics. I show in Section 3.3 that a naive conflict-detection algorithm has poor worst-
case performance. Section 3.4 describes the high-level design of CWSTM and its use of XConflict
for conflict-detection. Section 3.5 gives an overview of the XConflict algorithm. Sections 3.6-3.9
provide details on data structures used by XConflict. Finally, Section 3.10 claims that XConflict,
and hence CWSTM, is efficient for programs that experience no conflicts or contention.
3.1 CWSTM framework
This section presents the computation-tree framework that we use to model CWSTM program exe-
cutions. A program execution is modeled as an ordered tree, called the computation tree (as in [9]).
This computation tree is similar to the SP parse tree of Chapter 2, except there are some modifica-
tions to accommodate transactions. The computation tree is not given a priori (i.e., from a static
analysis of the program); rather, it unfolds dynamically as the program executes. Moreover, nonde-
terminism in the program may result in different computation trees. Constructing the computation
tree on the fly as the program executes is not difficult and thus not described in full in this thesis. A
partial program execution corresponds to partial traversal of the computation tree.
A computation tree has two types of nodes: leaf nodes correspond to single memory operations,
while internal nodes model the nested parallel control structure of the program as well as the struc-
ture of nested transactions. As in the SP parse tree (Chapter 2), an internal node is either an S-node
or a P-node. An S-node denotes series composition of the subtrees (i.e., the subtrees must execute
in left-to-right order), whereas a P-node denotes parallel composition. Transactions are specified
in a computation tree by marking a subset of S-nodes as transactions. A computation-tree node B
is a descendant of a particular transaction node X if and only if B is contained in X's transac-
tion. Consequently, a transaction Y is nested inside a transaction X if X is an ancestor of Y in the
computation tree. We consider only computations that have closed-nested transactions.
In our canonical computation tree, all P-nodes have exactly 2 nontransactional S-nodes as chil-
dren, while S-nodes can have an arbitrary number of children. In contrast, for the SP parse tree in
Chapter 2, all nonleaf nodes have 2 children. This modification allows for simpler presentation in
this chapter. In addition, we require that no nontransactional S-node has a child nontransactional
S-node. Thus, it follows that all nontransactional S-nodes are children of P-nodes (or the root of
the tree). For convenience, we treat the root of the computation tree as both a transactional and a
nontransactional S-node.
We define several notations for the computation tree C. Let root (C) denote the tree's root node.
For any node B 0 root(C), parent[B] denotes B's parent in C. If B is an internal node of C, then
children(B) is the ordered set of B's children, ances(B) is the set of B's ancestors and desc(B)
is B's descendants. In this chapter, whenever we refer to the set of ancestors or descendants of a
Figure 3-4: A legend for computation-tree figures.
node B, we include B in this set.
For any node B # root(C), we define the transactional parent xparent [B] as Z = parent [B]
if Z is a transaction or root(C), and as xparent[Z] otherwise. Similarly, we define nontransac-
tional S-node parent nsParent [B] as Z = parent [B] if Z is a nontransactional S-node or root (C),
or nsParent [Z] otherwise.
At any point during the computation-tree traversal, each node B in the computation tree has a
status, denoted by status [B]. The status can be one of PENDING, PENDINGABORT, COMMITTED,
or ABORTED. A leaf is complete if the corresponding operation has been executed. An internal node
can complete only if all nodes in its subtree are complete. Thus, a complete node corresponds to the
root of a subtree that will not unfold further, and hence a node is complete if and only if its status is
COMMITTED or ABORTED. A node is active (having status PENDING or PENDING.ABORT) if it
has any unexecuted descendants. Once a node is complete, it can never become active again.
Any execution of the computation tree has the invariant that at any time, the set of active nodes
in the computation tree also forms a tree, with the leaves of this active tree being the set of ready
nodes. Only a node that is ready can be traversed to "discover" a new child node. (Discovering a
new child node corresponds to executing an instruction in the program: a read or write creates new
leaf below the current S-node, a transactional begin creates a new transactional S-node, and a fork
statement creates a new P-node along with its two S-node children.) When a ready transactional
S-node completes, its parent becomes ready. When a ready nontransactional S-node Z completes,
if Z's sibling nontransactional S-node is already complete, then Z's parent (which is a P-node)
completes, and Z's grandparent becomes ready.
Figure 3-5 shows the structure of the computation tree after an execution of the code from
Figure 3-1 in which transaction X 2 aborts once. If other aborts (and retries) occur, the computation
tree would have additional subtrees.
3.2 CWSTM semantics
This section describes CWSTM semantics, a semantics for a generic transactional memory system
with nested parallel transactions and eager conflict detection. I describe these semantics opera-
tionally, in terms of a "readset" and "writeset" for each transaction. In particular, I define conflicts
and describe transaction commits and aborts abstractly using readsets and writesets. Later, in Sec-
tion 3.3, I give a simple design for a TM that provides these semantics. In Section 3.4, we improve
the simple TM and present the the CWSTM design.
At any point during the program execution, the readset of a transaction X is the set of objects
i that X has "accessed". Similarly, the writeset is a set of objects t that X has written to. Opera-
tionally, readsets and writesets change as follows. A transaction begins with an empty readset and
empty writeset. Whenever a successful read of el occurs in a memory-operation (leaf) node u,
[] Xaction Border (status)
O Active
O Nontransactional S-node [ Active
SP-node Complete
O P-node
03 Active or complete
O TraceWaiting
... Waiting
.1 I _I , _ _ _ 38 _ _ _~_
v2  u 4 V4  U4 ' 4 ' u 6  V6  u 8  V8 u 9  V9  u 1 2
x-0 x--x+1 x-x+1 1x'-x+10 x-x+100 x-x+1000 print x
Figure 3-5: A computation tree for an execution of the program given by Figure 3-1, in which transaction
X2 aborted once and was retried as the transaction X2. The root Xo does not correspond to any transaction in
the program - it is just the S-node root of the tree. Each increment to x on line j of the program decomposes
into two atomic memory operations: a read uj, and a write vj. The corresponding code is shown in a
gray oval under the accesses.
£l is added to xparent [u]'s readset. Similarly, whenever a successful write of £2 occurs in a
memory-operation node u, £2 is added to xparent [u]'s readset and writeset. A read or a write
to £ by an operation u "observes" the value associated with the write stored in the writeset of Z,
where Z is the nearest transactional ancestor of u that contains £ in its writeset. For consistency,
the writeset of the computation-tree's root contains all objects. When a transaction X commits, its
readset and writeset are merged into xparent [X]'s readset and writeset, respectively.
A transactional memory with eager conflict detection must test for conflict before perform-
ing each read or write. An access is unsuccessful if it generates a transactional conflict. TM
systems with serial, closed-nested transactions report conflicts when two active transactions on dif-
ferent threads are accessing the same object £, and one of those accesses is a write. Thus, only a
single active transaction is allowed to contain £ in its writeset at one time. For CWSTM seman-
tics, we generalize this definition of conflict in a straightforward manner. At any point in time, let
readers(£) and writers(£) be the sets of active transactions that have object £ in their readsets or
writesets, respectively. Then, we define conflicts as follows:
Definition 3.1 At any point in time, a memory operation v generates a conflict if
1. v reads object £, and 3X e writers(£) such that X 0 ances(v), or
2. v writes to object £, and 3X E readers(£) such that X ances(v).
If there is such a transaction X, then we say that v conflicts with X. If v belongs to the transaction
X', then we say that X and X' conflict with each other
If a memory operation v would cause a conflict between X = xparent[v] and another trans-
action X', then v triggers an abort of either X or X' (or both). Say X is aborted. An abort of
a transaction X changes status [X] from PENDING to PENDINGABORT, and also changes the
-~i~j~lCrSIIIII~-' I r- ~-~r ---i~a.--- -. --
status of any PENDING (nested) transaction Y in the subtree of X to PENDINGABORT. In gen-
eral, a PENDINGABORT transaction X that is also ready can only complete by changing its status
to ABORTED. Conceptually, when a transaction X is ABORTED, CWSTM semantics discards X's
writeset and readset. Since X is no longer active after this action occurs, the action also concep-
tually removes X from readers(e) and writers(f) for all objects e. Note that in CWSTM, if v
causes a conflict, and the runtime chooses to abort X' :' xparent [v], then the conflict is not fully
resolved until status [X'] has changed to ABORTED.
Consider a computation subtree rooted at a transaction X with status[X] = PENDING. Since
we allow only closed-nested transactions, if every child of X has completed, CWSTM can commit
X, i.e., change X's status from PENDING to COMMITTED, and merge X's readset and writeset
into those of xparent [X].
Code example
We can now discuss how the CWSTM semantics constrain the possible outputs of the program in
Figure 3-3. Since parallelism is allowed in transactions, we must consider the scoping of atomicity.
In particular, the x <- x + 1 in line 4 and the code block in lines 6-9 must appear as though
one executes entirely before the other. If the atomic statements in lines 4 and 5 were removed,
then these two blocks could interleave arbitrarily, even though the entire procedure is protected by
an atomic statement in line 1. Basically, the atomicity applies only when comparing two blocks
of code belonging to different transactions (protected by different atomic statements), not parallel
blocks within the same transaction (protected by the same atomic statement).
Conflict as stated in Definition 3.1 naturally enforces strong atomicity [57]. Strong atomicity
implies that although line 8 is not atomic, it cannot perform its write between line 9's read and
write. In terms of the computation tree in Figure 3-5, after ug performs a read of x, it adds x to the
readset of X4; thus, after u9 occurs but before X4 commits, if v8 tries to write to x, it will cause a
conflict with X4. We can, however, have line 8 read x, line 9 read and write x and commit, and then
line 8 write x. This interleaving can occur because when u8 happens, it adds x to the readset of X3 ,
and u9 and v9 can subsequently happen because they are both descendants of X3 in the computation
tree. This behavior means that the increment of 1000 can be "lost" (by being overwritten) but the
increment of 100 cannot. Another way of describing strong atomicity is that each memory operation
is viewed as a transaction.
Semantic guarantees
The CWSTM semantics maintains the invariant that a program execution is always conflict-free,
according to Definition 3.1. One can show that when transactions have nested parallel transactions,
TM with eager conflict detection according to Definition 3.1 satisfies the transactional-memory
model of prefix race-freedom defined in [9]. 1 As shown in [9], prefix race-freedom and serial-
izability are equivalent if one can safely "ignore" the effects aborted transactions. Note that this
equivalence may not hold in TM systems with explicit retry constructs that are visible to the
programmer.
Definition 3.1 directly implies the following lemma about a conflict-free execution.
Lemma 3.2 For a conflict-free execution, the following invariants hold for any object e:
1The proof is a special case of the proof for the operational model described in [9], without any open-nested transac-
tions.
1. All transactions X E writers(e) fall along a single root-to-leaf path in C. There is
thus a unique transaction Y E writers(f), denoted by lowest(writers(e)), such that
writers(e) C ances(Y).
2. All transactions X E readers () are either along the root-to-leaf path induced by the
writers or are descendants of the lowest(writers( )). LO
We use Lemma 3.2 to argue that one can check for conflicts for a memory operation u by looking
at one writer and only a small number of readers. Since all the transactions fall on a single root-to-
leaf path, by Lemma 3.2, Invariant 1, the transaction lowest(writers(f)) belongs to writers(f)
and is a descendant of all transactions in writers(f). Similarly, let Q = lastReaders(e) C
desc (lowest (writers(f))) denote the set of readers implied by Invariant 2. If a memory operation
u tries to read £, abstractly, there is no conflict exactly if and only if lowest(writers(f)) is an
ancestor of u. Similarly, when u tries to write to £, by Invariant 2, there is no conflict if for all
Z E lastReaders(i), Z is an ancestor of u.
3.3 A naive TM
The CWSTM semantics described in Section 3.2 suggest a design for a TM system that supports
transactions with nested parallelism. In particular, Lemma 3.2 suggests that for each object £, the
TM can maintain an active writing transaction lowest (writers (f)) and some active reading trans-
actions lastReaders(e). This scheme allows transactions accessing £ to test for conflicts against
these transactions. This section focuses on a straightforward data structure, called an "access stack,"
used to maintain these values. I show that an access stack yields a TM with poor worst-case perfor-
mance, even assuming the rest of the TM system incurs no overhead. The CWSTM design uses a
lazy variant of the access stack, described in Section 3.4, that has much better performance.
The access stack for an object £ is a stack containing the active transactions that have written
to £ and sets of active transactions that have read from f. The order of transactions on the stack
is consistent with the ancestry of transactions in the computation tree. The writing transaction
lowest(writers(£)) is either on top (first item to pop) of the stack, or is the next element on the
stack. If the writer is not on the top of the stack, then lastReaders(£) is. No two consecutive
elements are sets of readers.
The access stack is maintained as follows, locking the relevant stack on all memory access to
guarantee atomicity. Consider (a memory operation whose transactional parent is) a transaction X
that successfully reads £. If the top of the stack contains a set of readers, then X is added to that set,
assuming it is not already there. If the top of the stack is a writer other than X, then {X} is added
to the top of the stack. Similarly, if X successfully writes £, then X is pushed onto the top of the
stack if it not already there.
Whenever a transaction X commits, for each £ in X's readset, X is removed from the top of
f's access stack and replaced with xparent [X] (in a fashion that ensures there are no duplicated
transactions). This action mimics the commit semantics from Section 3.2: when a transaction X
commits, the objects in its readset and writeset are moved to xparent [X]'s readset and writeset,
respectively. If instead X aborts, then X is popped from each relevant object's access stack. To
facilitate rollback on aborts, every access-stack entry corresponding to a write stores the old value
before the write.2
Maintaining the access stack has poor worst-case performance because the work required on the
commit of transaction X is proportional to the size X's readset. If the original program (without
2This value can either be stored in the stack itself, or in a log per transaction.
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transactions) had work T1, then this implementation might require work Q(dT1), where d is the
maximum nesting depth of transactions. In particular, consider the following code snippet:
void f(int i) {
if (i >= 1) { atomic { x[i]++; f(i-1); }
A call of f (d) generates a serial chain of nested transactions, each incrementing a different place
in the array x. When the transaction at nesting depth j commits, it updates d - j access stacks
for a total of E(d 2) access-stack updates. The work of the original program (without transactions),
however, is only O(d).
In general, this asymptotic blowup can occur if a TM system with nested transactions must
perform work proportional to the size of a transaction's readset or writeset on every commit. For
example, a TM system that validates every transaction due to lazy conflict detection for reads ex-
hibits this problem. Similarly, a TM system that copies data on commit due to lazy object updates
also has this issue.
3.4 CWSTM overview
This section describes our CWSTM design for a transactional-memory system with nested parallel
transactions and eager updates and eager conflict detection. We first describe how CWSTM updates
the computation-tree-node statuses on commits and aborts. We then give an overview of the conflict-
detection mechanism, deferring details of the XConflict data structure to later sections. The conflict-
detection mechanism includes a "lazy access stack," improving on the shortcoming of the access
stack from Section 3.3. Finally, we describe properties of the Cilk-like work-stealing scheduler
that CWSTM uses. The XConflict data structure requires such a scheduler for its performance and
correctness.
CWSTM explicitly builds the internal nodes of the computation tree (i.e., leaf nodes for memory
operations are omitted). Each node maintains a status field which in most cases, explicitly represents
the node's status (PENDINGABORT, PENDING, COMMITTED, or ABORTED), and changes in a
straightforward fashion. For example, when a transaction X commits, CWSTM atomically changes
status[X] from PENDING to COMMITTED.
Since a transaction may signal an abort of a transaction running on a (possibly different) pro-
cessor whose descendants have not yet completed, aborting transactions is more involved. When
an active transaction X aborts itself (possibly because of a conflict), it simply atomically updates
status[X] +- ABORTED. We refer to this type of update as an xabort. Alternatively, suppose
a processor Pi wishes to abort X even though pi is not currently executing X. First, pi atomi-
cally changes status [X] from PENDING to PENDING.ABORT. Then pi walks X's active subtree,
changing status[Y] +- PENDINGABORT atomically for each active Y E desc(X). Notice that
pi never changes any status to ABORTED- only the processor running a transaction Y is allowed to
perform that update. When X "discovers" that its status has changed to PENDING_ABORT, it has
no active descendants (otherwise, X cannot be ready, and hence X cannot be executing). Then, X
simply performs an xabort on itself.
For reasons specific to XConflict, the data structure the CWSTM design uses for conflict de-
tection, during an abort of X, some of X's COMMITTED descendants Y also have their status
field changed to ABORTED. Our conflict-detection algorithm uses these updates to more quickly
determine that a memory operation does not conflict with Y, since Y has an ABORTED ancestor X.
Section 3.8 describes when these updates occur.
XCONFLICT-ORACLE(X, u)
> For any node X and active memory operation u
1 if 3Z E ances(X) such that status[Z] = ABORTED
2 then return "no conflict: X aborted"
3 Y -- closest active transactional ancestor of X
4 ifY E ances(u)
5 then return "no conflict: X committed to u's ancestor"
6 else pick a transaction B in (ances(Y) - ances(lca(Y, u)))
7 return "conflict with B"
Figure 3-6: Pseudocode for a conflict-detection query suggested by Definition 3.3. Many subroutine (e.g.,
line 3) details are omitted (and in fact do not have efficient implementations). The Ica function returns the
least common ancestor of two nodes in the computation tree.
In CWSTM, the rollback of objects on abort occur lazily, and thus is decoupled from an xabort
operation. Once the status of a transaction X changes to ABORTED, other transactions that try to
access an object modified by X help with cleanup for that object.
Conflict detection and the lazy access stack
We now discuss conflict detection. The key observation that allows us to avoid explicit maintenance
of active readers and writers (or transaction readsets and writesets) is the following alternate conflict
definition.
Definition 3.3 Consider a (possibly inactive) transaction X that has written to £ and a new memory
operation v that reads from or writes to £. Then v conflicts with X if
1. not transactional ancestor X has aborted, and
2. X 's nearest active transactional ancestor is not an ancestor of v.
The case when X has read from £ and v writes to £ is analogous.
This definition is equivalent to Definition 3.1 because X's nearest active transactional ancestor
logically belongs to writers (£) if X doesn't have an aborted ancestor.
Definition 3.3 suggests a conflict-detection algorithm that does not require explicitly maintain-
ing lowest(writers(£)) and the normal access stack. In particular, let X be the last node that has
successfully written to £. Then, when u accesses £, test for conflict by finding X's nearest active
transactional ancestor Y and determine whether Y is an ancestor of u. Figure 3-6 gives pseudocode
for this test. Note that CWSTM does not actually implement this query as given - instead, it uses
an equivalent, but more efficient query, described in Section 3.5.
To maintain the most recent successful write (and reads), facilitating the necessary conflict
queries, CWSTM uses a lazy access stack. The structure of the lazy access stack is somewhat
different from the simple access stack given in Section 3.3. An object t's lazy stack stores (possibly
complete) transactions that have written to £ and sets of transactions that have read from £, but now
these stack entries are ordered chronologically by access. The top of the stack holds the last writer
or the last readers. We have the invariant that if a transaction X on the stack has aborted, then all
transactions located above X on the stack (later chronologically) also have aborted ancestors, and
thus represent deprecated values. The main difference in maintenance is that the lazy access stack is
not updated on transactional commit (thus ignoring the merge of a transaction's readset and writeset
into its parent's). On memory operations, new transactions are added to the access stack in the same
way as described in Section 3.3.
Figure 3-7 gives pseudocode for an instrumentation of each memory access, assuming for sim-
plicity that all memory accesses behave as write instructions. 3 Incorporating readers into the
access stacks is more complicated, but conceptually similar. If a memory access u does not belong
to an aborting transaction, then it is allowed to proceed. First, we test for conflict with the last
writer in lines 4-5. If the last writer has aborted (or has an aborted ancestor), handled in lines 6-9,
then the access stack should be cleaned up by calling CLEANUP. (This auxiliary procedure, given
in Figure 3-8, rolls back the value of the topmost aborted transaction on t's access stack.) Since
there is no new conflict, after CLEANUP, the access should be retried. If, on the other hand, there
is a conflict between u and an active transaction (lines 10-16), then either xparent[u] must abort
or the conflicting transaction (B) must abort. Finally, if there are no conflicts, then the access is
successful. The access stack is updated as necessary (lines 18-20), and the access is performed.
Note that while u is running the ACCESS method, concurrent transactions (that access t) can
continue to commit or abort. The commit or abort of such a transaction can eliminate a conflict with
u, but never create a new conflict with u. Thus, concurrent changes may introduce spurious aborts,
but do not affect correctness.
The CWSTM scheduler
As with SP-ordered-bags in Chapter 2, XConflict relies on an efficient Cilk-like work-stealing
scheduler of Section 2.3 for efficiency and correctness.
3.5 CWSTM conflict detection
This section describes the high-level XConflict scheme for conflict detection in CWSTM. As the
computation tree dynamically unfolds during an execution, our algorithm dynamically divides the
computation tree into "traces," where each trace consists of memory operations (and internal nodes)
that execute on the same processor. These traces are slightly simpler than those introduced in Sec-
tion 2.5, but the main idea is the same. Our algorithm uses several data structures that organize
either traces (analogous to the global tier for SP-ordered-bags in Section 2.5), or nodes and transac-
tions contained in a single trace (analogous to the local tier of SP-ordered bags in Section 2.6). This
section describes traces and gives a high-level algorithm for conflict detection.
By dividing the computation tree into traces, we reduce the cost of locking on shared data
structures. Updates and queries on a data structure whose elements belong to a single trace are also
performed without locks because these updates are performed by a single processor. Data structures
whose elements are traces also support queries in constant time without locks. These data structures
are, however, shared among all processors, and therefore require a global lock on updates. Since the
traces are created only on steals, however, we can bound the number of traces by O(PToo) - the
number of steals performed by the Cilk-like work-stealing runtime system. Therefore, the number
of updates on these data structure can be bounded similarly.
The technique of splitting the computation into traces and having two types of data structures
- global data structures whose elements are traces and local data structures whose elements belong
to a single trace - is similar to the one used for SP-maintenance in Chapter 2. Although the trace
3It is possible to reduce locking on the access stack, but I do not describe that optimization in this chapter.
ACCESS (u, f)
1 Z +- xparent[u]
2 if status[Z] = PENDING-ABORT return XABORT
> Otherwise Z is active
3 accessStack().LOCK
t> Set X to be the last writer.
4 X +- accessStack(e).TOP()
5 result +- XCONFLICT-ORACLE(X, u)
if result is "no conflict: X aborted"
then accessStack(e).UNLOCK()
CLEANUP(t)
return RETRY
[> Rollback some values
t> The access should be retried
if result indicates a conflict with transaction B
then if choose to abort self
then accessStack(e).UNLOCK()
return XABORT
else accessStack(e).UNLOCK()
signal an abort of B
return RETRY
l> Otherwise, there is no conflict: X is an ancestor of Z
if Z $ X > Z's first access to t
then t> Log the access
LOGVALUE(Z, t)
accessStack(t).PUSH(Z)
> Actually perform the write operation
Perform the write
accessStack(e).UNLOCKO
return SUCCESS
Figure 3-7: Pseudocode instrumenting an access by u to an object £, assuming that all accesses are writes.
ACCESS(u, t) returns XABORT if Z should abort, RETRY if the access should be retried, or SUCCESS if the
memory operation succeeded.
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CLEANUP(f)
1 accessStack(i).LOCK()
2 X +- accessStack(e).TOP()
3 if 3Z E ances(X) such that status[Z] = ABORTED
4 then RESTOREVALUE(X, £) > Restore ( from X's log
5 accessStack(f).POP()
6 accessStack(f).UNLOCK()
Figure 3-8: Code for cleaning up an aborted transaction from the top of accessStack(f), assuming all
accesses are writes. If the last writer has an aborted ancestor, it should be rolled back.
structure for conflict detection is simpler, the other data structures used for conflict detection are
more complicated. The analysis technique, however, is virtually identical, and hence much of the
analysis is not repeated here.
Trace definition and properties
XConflict assigns computation-tree nodes to traces in the essentially the same fashion as the SP-
ordered-bags data structure described in Chapter 2. I briefly describe the structure of traces here.
Since the computation tree has a slightly different canonical form from the canonical Cilk parse tree
used for SP-ordered-bags, XConflict simplifies the trace structure slightly by merging some traces
together.
Formally, each trace U is a disjoint subset of nodes of the (a posteriori) computation tree. We
let Q denote the set of all traces. Q partitions the nodes of the computation tree C. Initially, the
entire computation belongs to a single trace. As the program executes, traces dynamically split into
multiple traces whenever steals occur.
A trace itself executes on a single processor in a depth-first manner. Whenever a steal occurs
and a processor steals the right subtree of a P-node P E U, the trace U splits into three traces Uo,
U1 , and U2 (i.e., Q +- Q U {Uo, U1, U2 } - {U}). Each of the left and right subtrees of P become
traces U1 and U2 , respectively. The trace Uo consists of those nodes remaining after P's subtrees
are removed from U. Notice that although the processor performing the steal begins work on only
the right subtree of P, both subtrees become new traces. Figure 3-9 gives an example of traces
resulting from a steal. The left and right children of the highest uncompleted P-node P1 (both these
nodes are nontransactional S-nodes in our canonical tree) are the roots of two new traces, U1 and
U2.
Traces in CWSTM satisfy the following properties.
Property 3.4 Every trace U E Q has a well-defined head nontransactional S-node S = head[U] E
U such that for all nodes B E U, we have S E ances(B).
For a trace U E Q, we use xparent [U] as a shorthand for xparent [head[U]]. We similarly define
nsParent[U].
Property 3.5 The computation-tree nodes of a trace U E Qform a tree rooted at S = head[U].
Property 3.6 Trace boundaries occur at P-nodes; either both children of the P-node and the node
itself belong to different traces, or all three nodes belong to the same trace. All children of an
S-node, however, belong to the same trace.
Figure 3-9: Traces of a computation tree (a) before and (b) after a steal action. Before the steal, only
one processor is executing the subtree, but S2 and S6 are ready. After the steal, the subtree rooted at the
highest ready S-node (S2) is executed by the thief. The subtree rooted at S1, on the other hand, is still owned
and executed by the victim processor.
Property 3.7 Trace boundaries occur at "highest" P-nodes. That is, suppose a P-node P has a
stolen child (i.e., P and its children belong to diferent traces). Consider all ancestor P-nodes P' of
P such that P is in the left subtree of P'. Then P' must have a stolen child (i.e., P and ancestor P'
belong to different traces).
The last property follows from the Cilk-like work stealing and Property 2.9.
The partition Q of nodes in the computation tree C induces a tree of traces J(C) as follows. For
any traces U, U' E Q, there is an edge (U, U') E J(C) if and only if parent[head[U']] E U.4 The
properties of traces and the fact that traces partition C into disjoint subtrees together imply that J(C)
is also a tree.
We say that a trace U is active if and only if head[U] is active. The following lemma states that
if a descendant trace U' is active, then U' is a descendant of all active nodes in U. The proof relies
on the fact that traces execute serially in a depth-first (or equivalently, left-to-right) manner.
Lemma 3.8 Consider active traces U, U' E Q, with U - U'. Let D E U' be an active node, and
suppose D E desc(head[U]) (i.e., U' is a descendant trace of U). Then for any active node B E U,
we have B E ances(D).
Proof Since traces execute on a single processor in a depth-first manner, only a single head-
to-leaf path of each trace can be active. Thus, if a descendant trace U' is active, it must be the
descendant of some node along that path. In particular, we claim that U' is a descendant of the
leaf, and hence it is a descendant of all active nodes as the lemma states. This claim follows from
Property 3.6, because both children of the active P-node on the trace boundary must belong to
different traces. EO
4 The function parent [ refers to the parent in the computation tree C, not in the trace tree J(C).
-- lee lr TP I
XCONFLICT(B, u)
t> For any computation-tree node B and any
active memory-operation u
t> Test for simple base cases
1 if trace(B) = trace(u)
2 then return "no conflict"
3 if some ancestor transaction of B is aborted
4 then return "no conflict: B aborted"
5 Let X be the nearest transactional ancestor of B
belonging to an active trace.
6 if X = null > committed at top level
7 then return "no conflict: B committed to root"
8 Ux +- trace(X)
9 Let Y be the highest active transaction in Ux
10 if Y ' null and Y is an ancestor of X
11 then if Ux is an ancestor of u
12 then return "no conflict: B committed
to u's ancestor"
13 else return "conflict with Y"
14 else Z -- xparent[Ux]
15 if Z = nul 1 or trace(Z) is an ancestor of u
16 then return "no conflict: B committed
to u's ancestor"
17 else return "conflict with Z"
Figure 3-10: Pseudocode for the XConflict algorithm.
XConflict algorithm
Recall that CWSTM instruments memory accesses, testing for conflicts on each memory access
by performing queries of XConflict data structures. In particular, XConflict must test whether a
recorded access by node B conflicts with the current access by node u. Suppose that B does not
have an aborted ancestor. Then recall Definition 3.3 states that a conflict occurs if only if the nearest
uncommitted transactional ancestor of B is not an ancestor of u.
A straightforward algorithm (given in Figure 3-6) for conflict detection finds the nearest uncom-
mitted transactional ancestor of B and determines whether this node is an ancestor of u. Maintaining
such a data structure subject to parallel updates is costly (in terms of locking overheads).
XConflict performs a slightly simpler query that takes advantages of traces. XConflict does not
explicitly find the nearest uncommitted transactional ancestor of B; it does, however, still determine
whether that transaction is an ancestor of u. In particular, let Z be the nearest uncommitted trans-
actional ancestor of B, and let Uz be the trace that contains Z. Then XConflict finds Uz (without
necessarily finding Z). Testing whether Uz is an ancestor of u is sufficient to determine whether
Figure 3-11: The definition of arrows used to represent paths in Figures 3-12, 3-13 and 3-14.
a) x b) x C) UX
Figure 3-12: The three possible scenarios in which X is the nearest transactional ancestor of B that belongs
to an active trace. Arrows represent paths between nodes (i.e., many nodes are omitted): see Figures 3-4
and 3-11 for definitions. In both (a) and (b), B belongs to an active trace. In (a), xparent [B] belongs to the
same active trace as B. In (b), xparent[B] belongs to an ancestor trace of trace(B). In (c), B belongs to a
complete trace, U is the highest completed ancestor trace of B, and X is the xparent [U].
Z is an ancestor of u. Note that XConflict does not lock on any queries. Many of the subroutines
(described in later sections) need only perform simple ABA tests to see if anything changed between
the start and end of the query.
The XCONFLICT algorithm is given by pseudocode in Figure 3-10. Lines 1-4 handle the simple
base cases. If B and u belong to the same trace, they are executed by a single processor, so there is
no conflict. If B is aborted, there is also no conflict.
Suppose B is not aborted and that B and u belong to different traces. XCONFLICT first finds
X, the nearest transactional ancestor of A that belongs to an active trace, in line 5. The possible
locations of X in the computation tree are shown in Figure 3-12. Let Ux = trace(X). Notice
that Ux is active, but X may be active or inactive. For cases (a) or (b), we find X with a simple
lookup of xparent[B]. Case (c) involves first finding U, the highest completed ancestor trace of
trace(B), then performing a simple lookup of xparent[U]. Section 3.8 describes how to find the
highest completed ancestor trace.
Line 9 finds Y, the highest active transaction in Ux. If Y exists and is an ancestor of X, as
shown in the left of Figure 3-13, then XCONFLICT is in the case given by lines 11-13. If Ux is an
ancestor of u, we conclude that A has committed to an ancestor of u. Figure 3-13 (a) and (b) show
the possible scenarios where Ux is an ancestor of u: either X is an ancestor u, or X has committed
to some transaction Z that is an ancestor of u.
Suppose instead that Y is not an ancestor of X (or that Y does not exist), as shown in the left
of Figure 3-14. Then XCONFLICT follows the case given in lines 15-17. Let Z be the transactional
parent of Ux. Since X has no active transactional ancestor in Ux, it follows that X has committed
Edge shape Edge style
No active xaction on path No traces on path
Active traces only
Active xactions on path ii
* Complete traces only
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Figure 3-13: The possible scenarios in which the highest active transaction Y in Ux is an ancestor of X, and
Ux is an ancestor of u (i.e., line 11 of Figure 3-10 returns true). Arrows represent paths between nodes (i.e.,
many nodes are omitted): see Figures 3-4 and 3-11 for definitions. The block arrow shows implication from
the left side to either (a) or (b).
Figure 3-14: The scenario in which the highest active transaction Y in Ux is not an ancestor of X, and
Z = xparent[Ux] is an ancestor of u (i.e., line 15 of Figure 3-10 returns true). The block arrow shows
implication from the left side to the situation on the right.
L
to Z. Thus, if trace(Z) is an ancestor of u, we conclude that A has committed to an ancestor of u,
as shown in Figure 3-14.
Section 3.6 describes how to find the trace containing a particular computation-tree node (i.e.,
computing trace(B)). Section 3.7 describes how to maintain the highest active transaction of any
trace (used in line 9). Section 3.8 describes how to find the highest completed ancestor trace of a
trace (used for line 5), or find an aborted ancestor trace (line 3). Computing the transactional parent
of any node in the computation tree (xparent[B]) is trivial. Section 3.9 describes a data structure
for performing ancestor queries within a trace (line 10), and a data structure for performing ancestor
queries between traces (lines 11 and 15).
The following theorem states that XConflict is correct.
Theorem 3.9 Let B be a node in the computation tree, and let u be a currently executing memory
access. Suppose that B does not have an aborted ancestor. Then XCONFLICT(B, u) reports a
conflict if and only if the nearest (deepest) active transactional ancestor of B is an ancestor of u.
Proof If B has an aborted ancestor, then lines 1-2 of XCONFLICT properly returns no conflict.
Let Z be the nearest active transactional ancestor of B. Let Uz be the trace containing Z; since
Z is active, Uz is active. Lemma 3.8 states that Uz is an ancestor of u if and only if Z is an ancestor
of u. It remains to show that XConflict finds Uz.
XConflict first finds X, the nearest transactional ancestor of B belonging to an active trace
(line 5). The nearest active ancestor of B must be X or an ancestor of X. Let Ux be the trace
containing X, and let Y be the highest active transaction in Ux. If Y is an ancestor of X, then
either Z = X, or Z is an ancestor of X and a descendant of Y (as shown in Figure 3-13). Thus,
XConflict performs the correct test in lines 11-13.
Suppose instead that Y, the highest active transaction in Ux, is not an ancestor of X. Then no
active transaction in Ux is an ancestor of X. Let Z be the transactional ancestor of Ux. Since Ux
is active, Z must be active. Thus, Z is the nearest uncommitted transactional ancestor of B, and
XConflict performs the correct test in lines 15-17.
In the above explanation, we assume that no XConflict data-structural changes occur concur-
rently with a query. The case of concurrent updates is a bit more complicated and omitted from
this proof. The main idea for proving correctness subject to concurrent updates is as follows. Even
when trace splits occur, if a conflict exists, XCONFLICT has pointers to traces that exhibit the con-
flict. Similarly, if XCONFLICT acquires pointers to a transaction (Y or Z) deemed to be active, that
transaction was active at the start of the XCONFLICT execution. ]
Note that XCONFLICT may return some spurious conflicts if transactions complete during the
course of a query.
3.6 Trace maintenance
This section describes how to maintain trace membership for each node B in the computation tree,
subject to queries trace(B). The queries take 0(1) time in the worst case. I give the main idea
of the scheme here for completeness, but I omit details as they are similar to the local-tier of SP-
ordered-bags in Section 2.6.
To support trace membership queries, XConflict organizes computation-tree nodes belonging to
a single trace as follows. Nodes are associated with their nearest nontransactional S-node ancestor.
These S-nodes are grouped into sets, called "trace bags." Each bag b has a pointer to a trace, denoted
traceField[b], which must be maintained efficiently. A trace may contain many trace bags.
Bags are merged dynamically in a way similar to the SP-fast-bags (Section 2.2) in the local tier
of SP-ordered-bags using a particular disjoint-sets data structure [93, 101]. Since traces execute on
a single processor, we do not lock the data structure on update (UNION) operations. The difference
in the conflict-detection setting is that we only need to use only one kind of bag (instead of two in
SP-fast-bags). 5
When steals occur, a global lock is acquired, and then a trace is split into multiple traces, as in
SP-ordered-bags. The difference in the conflict-detection setting is that traces split into three traces
(instead of five in SP-ordered-bags). As before, trace splits can be performed in 0(1) worst-case
time by simply moving a constant number of bags. When the trace constant-time split completes
(including the split work in Sections 3.7 and 3.9), the global lock is released.
The other details are similar to SP-ordered-bags. To query what trace a node B belongs to,
we perform the operations traceField[FIND-BAG(nsParent[B)]. These queries (in particular,
FIND-BAG) take 0(1) worst-case time as in SP-ordered-bags. Merging bags uses a UNION op-
eration and takes 0(1) amortized time, but the same FAST-UNION optimization from Section 2.6
improves UNIONs to worst-case 0(1) time whenever the amortization might adversely increase the
program's span.
Why do traces differ between SP-ordered-bags and XConflict? There are two primary differ-
ences: the number of subtraces resulting from a steal, and the use of S- and P-bags (in SP-ordered-
bags) vs. just one kind of bag (for XConflict). SP-ordered-bags splits a trace into more pieces
because of the use of the SP-order global tier and the type of query being performed. For XConflict,
the query among traces can be answered without splitting a trace into as many pieces. Similarly,
the use of S- and P-bags in SP-ordered-bags arises from the type of query being performed. In
particular, the bags are serving two purposes - they are maintaining trace-membership information
and answering local queries about series-parallel relationships. For conflict detection, the bags are
used only for trace-membership information. In fact, this difference can be removed in two ways.
We could modify XConflict to maintain S- and P-bags, but ignore the extra information provided
by the S and P labels. Alternatively, we could modify SP-ordered-bags to use a single bag as with
XConflict. The bags, however, would then only answer trace-membership queries; to query the
series-parallel relationships among strands within the same trace, SP-ordered-bags would then need
an additional local-tier data structure.
3.7 Highest active transaction
This section describes how XConflict finds the highest active transaction in a trace, used in line 9 of
Figure 3-10 in O(1) time.
For each nontransactional S-node S, we have a field nextx [S] that stores a pointer to the nearest
active descendant transaction of S. Maintaining this field for all S-nodes is expensive, so instead
we maintain it only for some S-nodes as follows. Let S E U be an active nontransactional S-node
such that either S = head[U], or S is the left child of a P-node and S's nearest S-node ancestor
(which is always a grandparent) is a transaction. Then nextx [S] is defined to be the nearest, active
descendant transaction of S in U. Otherwise, nextx [S] = null.
Finding the highest active transaction simply entails a call to nextx[head[U]], which takes 0(1)
time. The complication is in maintaining the nextx values, especially when dynamic trace splits
occur.
5The use of one bag here is merely a simplification. Using the SP-fast-bags algorithm as is would suffice for correct-
ness. The only necessary modification is to make the obvious changes to deal with 3 subtraces instead of 5.
To maintain next, we keep a stack of those S-nodes in U for which nexzt is defined. Initially
push head[U] onto the stack. For each of the following scenarios, let S be the S-node on the top of
the stack. Whenever encountering a transactional S-node X, check nextx [S]. If nextx [S] = null,
then set nextxz[S] -- X. Otherwise, do nothing. Whenever completing a transaction X, check
nextx[S]. If nextz[S] = X, then set nexzt[S] +-- null. Otherwise, do nothing. Whenever
encountering a nontransactional S-node S', if nexzt[S] = null, do nothing. Otherwise, push S'
onto the stack. Whenever completing a nontransactional S-node S', pop S' from the stack if it is on
top of the stack.
Finally, XConflict maintains these nextx values even subject to trace splits. Consider a split
of trace U into three traces U1, U2, and U3 , rooted at S, S1, and S2, respectively. Since CWSTM
steals from a highest P-node in the computation tree (Property 2.9), Si must be the highest, active,
nontransactional S-node descendant of S that is the left child of a P-node. Recall that the structure
of our computation tree is such that the only nontransactional S-nodes are children of P-nodes (or
the root). Thus, either Si is the second S-node on U's stack, or S1 is not on U's stack.
If S1 is on U's stack, then nextx [S] is defined to be an ancestor of S, and we leave it as such.
Moreover, since S1 is on the stack, next [Si] is defined appropriately. Simply split the stack into
two just below S to adjust the data structure to the new traces. Suppose instead that S1 is not on U's
stack. Then the nextx [S] may be a descendant of S1 (or it is undefined). Set nextx [Si] +- nextx [S]
and nextx [S] <-- null. Then split the stack below S, and prepend S1 at the top of its stack. The
necessary stack splitting takes 0(1) worst-case time. This splitting occurs while holding the global
lock acquired during the steal (as in Section 3.6).
3.8 Supertraces
This section describes XConflict's data structure to find the highest completed ancestor trace of a
given trace (used as a subprocedure for line 5 in Figure 3-10, illustrated by U in Figure 3-12 (c)).
To facilitate these queries, XConflict groups traces together into "supertraces." Grouping traces into
supertraces also facilitates faster aborts - when aborting a transaction in trace U, we need only
abort some of the supertrace children of U, not the entire subtree in C. This section also provides
some details on performing the abort.
All update operations on supertraces take place while holding the same global lock acquired
during the steal (as in Sections 3.6, 3.7, and 3.9). Unlike the data structures in Sections 3.6, 3.7,
and 3.9, the updates to supertraces do not occur when steals occur. To prove good performance
(in Section 3.10), we use the fact that the number of supertrace-update operations is asymptotically
identical to the number of steals. This amortization is similar to the global tier of SP-ordered-bags.
At any point during program execution, a completed trace U E Q belongs to a supertrace
K = strace(U) c Q. In particular, the traces in K form a tree rooted at some representative
trace rep [K], which is an ancestor of all traces in K. Our structure of supertraces is such that either
rep [strace(U)] is the highest completed ancestor trace of U (i.e., as used by line 5 in Figure 3-10),
or U has an aborted ancestor. We prove this claim in Lemma 3.10 after describing how to maintain
supertraces.
Supertraces are implemented using a disjoint-sets data structure [71, Chapter 21]. In partic-
ular, we use Gabow and Tarjan's data structure that supports MAKE-SET, FIND (implementing
strace(U)), and UNION operations, all in 0(1) amortized time when unions are restricted to a tree
structure (as they are in our case).
When a trace U is created, we create an empty supertrace for U (so strace(U) = 0). When
the trace completes (i.e., at a j oin operation), we acquire the global lock. We then add U to U's
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supertrace (giving strace(U) = {U}). Next, we consider all child traces U' of U (in the tree of
traces J(C)).6 If head[U'] is ABORTED, then we skip U'. If head[U'] is COMMITTED, we merge the
two supertraces with UNION(strace(U), strace(U')). Thus, for U' (and all relevant descendants),
rep[strace(U')] = rep[strace(U)] = U. Once these updates complete, the global lock is released.
Later, U's supertrace may be merged with its parents, thereby updating rep [strace(U)].
A naive algorithm to abort a transaction X must walk the entire computation subtree rooted
at X, changing all of X's COMMITTED descendants to ABORTED. Instead, we only walk the sub-
tree rooted at X in U, not C. Whenever hitting a trace boundary (i.e., B E U, D E children(B),
D E U' 5 U), we set that root of the child trace (D) to be aborted and do not continue into its de-
scendants. Thus, we enforce all descendants of B have a supertrace with an aborted representative.
The following lemma states that either the representative of U's supertrace is the highest com-
pleted ancestor trace of U, or U has an aborted ancestor.
Lemma 3.10 For any completed trace U E Q, let K = strace(U), and let U' = rep[K]. Exactly
one of the following cases holds.
1. Either head[U'] is ABORTED, or
2. head[U'] is COMMITTED, trace(parent[head[U']]) is active, and there is no ABORTED
transaction between head[U] and head[U'].
Proof We claim also that U' is an ancestor of all traces in K. We prove this claim and the lemma
inductively on the (tree of traces) height of the highest committed ancestor of U.
For a base case, consider the moment when U completes. Then K contains only descendants of
U, and rep[K] = U satisfying our claims.
Suppose that U's highest committed ancestor occurs at height h in the tree of traces, and assume
that U' = rep [K] satisfies the lemma. Let V be height-(h + 1) ancestor of U. Then we show that
the lemma is maintained when V commits. We divide the proof into the two cases.
Suppose head[U'] is ABORTED. Since U' is an ancestor of all traces in K, the only time U' can
be merged with another trace is when its parent completes. ABORTED children, however, are not
unioned. Thus, once the representative U' of a supertrace is aborted, the supertrace does not change.
Suppose instead that head[U'] is COMMITTED. Then, when V commits, XConflict unions
the two supertraces for U' and V, and then updates that supertrace's representative to V. Thus,
rep[strace(U)] is the highest completed ancestor trace of U. This trace may be COMMITTED or
ABORTED, but either satisfies the claim. O
3.9 Ancestor queries
This section describes how XConflict performs ancestor queries. XConflict performs a "local"
ancestor query of two nodes belonging to the same trace (line 10 of Figure 3-10) and a "global"
ancestor query of two different traces (lines 11 and 15 of Figure 3-10). Both of these queries can be
performed in 0(1) worst-case time. The global lock is acquired only on updates to the global data
structure, which occurs on trace splits (i.e., steals).
6Maintaining a list of all child traces is not difficult. We keep a linked list for each node in the trace tree and add to it
whenever a trace splits.
Local ancestor queries
CWSTM executes a trace on a single processor, and each trace is executed in depth-first, left-to-
right order (as stated in Property 2.9). We thus view a trace execution as a depth-first execution of a
computation (sub)tree (or a depth-first tree walk).
To perform ancestor queries on a depth-first walk of a tree, we associate with each tree node u
the discovery time d[u], indicating when u is first visited (i.e., before visiting any of u's children),
and the finish time f[u], indicating when u is last visited (i.e., when all of u's descendants have
finished). (This same labeling appears in depth-first search in [71, Section 22.3].) These timestamps
are sufficient to perform ancestor queries in constant time.
In the context of XConflict, we simply need associate a "time" counter with each trace. When-
ever a trace splits, this counter's value is copied to the new traces.
Global ancestor queries
Since the computation tree does not execute in a depth-first manner, the same discovery/finish time
approach does not work for ancestor queries between traces. Instead, we keep two total orders on
the traces dynamically using order-maintenance data structures [33, 81]. These two orders give us
enough information to query the ancestor-descendant relationship between two nodes in the tree of
traces. These total orders are updated while holding the global lock acquired during the steal, as in
Sections 3.6 and 3.7.
This global ancestor-query data structure resembles the SP-order data structure for the SP-
maintenance problem (Section 2.1) and the global tier of SP-ordered-bags (Section 2.5). In particu-
lar, we maintain a left-to-right order and a right-to-left order of the tree of traces. In our left-to-right
order, a node U precedes (all the nodes in) the left subtree of U, which precedes (all the nodes in)
the right subtree of U. In other words, we order the nodes (traces) in the order they are output in a
preorder tree walk that visits the children of a node in left-to-right order. In our right-to-left order, a
node U precedes its descendants, but now U's right subtree precedes U's left subtree. This ordering
corresponds to a preorder tree walk that visits the children of a node in right-to-left order. These
orderings are analogous to English and Hebrew orderings, respectively, except that there is notion
of P- or S-nodes here.
Let <L denote precedence in the left-to-right order. That is, u <L v means that u precedes
v in the left-to-right order. Similarly, >R denotes precedence in the right-to-left order. Then the
following lemma states how to perform ancestor queries.
Lemma 3.11 Let U and V be two nodes in a tree. Then, U is an ancestor of V if and only U <L V
and U <R V. O
XConflict uses order-maintenance data structures OL and OR to maintain the left-to-right and
right-to-left orderings, respectively, subject to dynamically created traces. Since these traces can
be created in parallel by multiple processors during steals, we obtain a global lock during steals.
Whenever a trace U splits into three traces Uo, U1, and U2, we obtain the lock and perform insert
operations into each ordering. (The traces U0 and U2 are added, whereas U1 holds everything
else that used to be part of U.) Notice that the traces Uo and U2 are the parent and right sibling,
respectively, of the existing trace U = U1. The ordering of these nodes is Uo, U1, U2 in OL and
Uo, U2 , U1 in OR.
One added difficulty is that at the time of the split, the resulting U1 may already have several
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descendant traces. 7 At the time a trace is U is created, we insert both U and a placeholder U(r)
in both lists such that U and U(r) surround all of U's descendants.8 The placeholders increase the
number of inserted elements by a constant factor (2), and hence have no affect on the asymptotic
analysis. Consider a split of U. At the time of the split, OL and OR each contain U followed
immediately by all of U's descendants followed by U(r). These existing nodes serve the purpose of
the new U1 resulting from the split, and we need to insert the nodes for the parent Uo and the right
sibling U2. In the left-to-right ordering OL, insert U0 before U and U2, U2r), Ur) after U(r), SO
the order reads Uo, U,..., U(r), U2, U r), U r). In the right-to-left ordering OR, insert U0, U22 Ur)
before U and U (r) after U (r), so the ordering reads U0 , U2, Ur) U,... U (r) Ur)
Since the global ancestor-query data structure resembles the global tier of SP-ordered-bags (Sec-
tion 2.5), I omit further details of the data structure here. As in SP-ordered-bags, each query has a
worst-case cost of O(1), and trace splits have an amortized cost of O(1).
3.10 Performance claims
The section bounds the running time of an CWSTM program in the absence of conflicts. The
bound includes the time to check for conflicts assuming that all accesses are writes and to maintain
the relevant data structures. Checking for conflicts with multiple readers, however, increases the
runtime. Additionally, aborts add more work to the computation. Those slowdowns are not included
in the analysis.
The following theorem states the running time of an CWSTM program under nice conditions.
We give bounds for both Cilk's normal randomized work-stealing scheduler, and for a round-robin
work-stealing scheduler (as in Section 2.8). The proof technique here is similar to the proof of
performance of SP-ordered-bags in Section 2.8, and hence we omit the details of the proof.
Theorem 3.12 Consider an CWSTM program with T 1 work and span Too in which all memory
accesses are writes. Suppose the program, augmented with XConflict, is executed on P processors
and that no transaction aborts occur
1. When using a randomized Cilk-like work-stealing scheduler, the program runs in O(T1 /P+
P(T, + lg(1/E))) time with probability at least 1 - E, for any E > 0,
2. When using a round-robin Cilk-like work-stealing scheduler, the program runs in O(Ti /P+
PTo) worst-case time.
One way of viewing these bounds is as the overhead of XConflict algorithm itself. These bounds
nearly match those of a Cilk program without XConflict's conflict detection. The only difference is
that the Too term is multiplied by a factor of P. In most cases, we expect PT, << T1/P, so these
bound represents only constant-factor overheads beyond optimal. We would also expect the first
bound (using the randomized scheduler) to have better constants hidden in the big-O.
These XConflict bounds translate to bounds on completion time of an CWSTM program under
optimistic conditions. For illustration, consider a program where all concurrent paths access disjoint
sets of memory. The overhead of maintaining the XConflict data structures is O(T 1/P + PTo).
7In contrast, the SP-ordered-bags algorithm essentially splits traces only at leaves in the tree of traces, so there are no
descendant traces to worry about. The main reason for this difference is our different definition of traces.
8The use of an explicit placeholder describes an Euler tour of the tree. A single Euler tour is sufficient for performing
the desired ancestor queries - we do not need a left-to-right and right-to-left Euler tour. Thus, there are two equivalent
approaches here. At first glance, using a single Euler tour appears more space efficient; the U(') nodes, however, need
not be explicitly maintained when maintaining two orderings, so both approaches are identical in terms of space. We
consider the two-ordering approach here as it is more similar to SP-order earlier in this thesis.
Each memory access queries the XConflict data structure at most once. Since each query requires
only 0(1) time, the entire program runs in O(Ti/P + PTo) time.
The CWSTM design we describe does not provide any reasonable performance guarantees when
we allow multiple readers. There are two reasons for this problem. First, concurrent reads to an
object may contend on the access stack to that object. Second, even in the case where concurrent
read operations never wait to acquire an access stack lock, it appears that write operation may need
to check for conflicts against potentially many readers in a reader list (some of which may have
already committed). Therefore, a write operation is no longer a constant time operation, and it
seems the work of the computation might increase proportional to the number of parallel readers to
an object. It is part of future work to improve the CWSTM design and analysis in the presence of
multiple readers.
3.11 Concluding remarks
The CWSTM model describes one approach for implementing a software transactional memory
system that supports transactions with nested fork-join parallelism. CWSTM design was guided by
a few major goals.
* Supporting nested transactions of unbounded depth.
* Small overhead when there are no aborts.
* Avoid asymptotically increasing the work or the critical path of the computation too much.
I believe that we have achieved these goals to some extent, since the CWSTM guarantees provably
good completion time in the case when there are no aborts, and there are no concurrent readers (or
all accesses are treated as writes).
I believe that supporting unbounded nesting depth in transactions is important for composability
of programs. If a function is called from inside a transaction, the caller should not have to worry
about how many transactions are nested inside the function call. It may be true, however, that the
common case is transactions of small depth. In this case, a simpler design like the one described
in Section 3.3 might be sufficient in the common case, at the expense of a slowdown in the case
when the nesting depth is large. It is difficult, however, to conclude what the common case is, since
there are currently few examples of programs with nested parallel transactions. An important part
of future research would be to write series-parallel programs with nested transactions to understand
what the common case is, and what one should optimize for.
CWSTM is a TM system design and has not been implemented yet. As described in this chapter,
each memory access may potentially require multiple data structure queries. CWSTM also may
have a large memory footprint. Due to lazy cleanup on aborts, and fast commits, the access stack for
an object may grow and require space proportional to the number of accesses to that object. Also,
access stacks may contain pointers to transaction logs that persist long after the transactions are
committed or aborted. Thus, a computation's memory footprint can become quite large. In practice,
implementing a separate, concurrent thread for "garbage-collection" of metadata may help. As part
of future work, we would like to implement the system in the Cilk runtime system to evaluate its
practical performance and explore ways to optimize the implementation.
It would be interesting to see if CWSTM-like mechanisms are useful for high-performance
languages like Fortress [12] and X10 [88]. Both these languages support transactions and fork-join
parallelism. The language specification for Fortress also permits nested parallel transactions. These
are richer languages than Cilk, however, and may require more complicated mechanisms to support
nested parallel transactions.
Chapters 2-3 considered SP-ordered-bags and XConflict as algorithms that take an input fork-
join program (in a canonical form such as the parse tree or computation tree). When implement-
ing these algorithms in practice, one would instead modify the runtime system to incorporate SP-
ordered-bag or XConflict. Fortunately, only a handful of places in the runtime system need to call
into the SP-ordered-bag (or XConflict) data structures. In particular, the runtime system should be
modified on memory accesses, steals, forks, joins, transaction begin and ends, etc. The bulk of the
remainder of the runtime system remains unchanged.

Chapter 4
Scheduling Under Uncertainty
This chapter concerns approximation algorithms for multiprocessor scheduling under uncertainty,
first introduced in [146]. This chapter represents joint work with Christopher Y. Crutchfield, Zoran
Dzunic, David R. Karger, and Jacob H. Scott, previously appearing in [73].
The model for multiprocessor scheduling under uncertainty extends the classical construction
of machine scheduling to handle cases where machines run jobs for discrete timesteps and succeed
in processing them only probabilistically. The motivation for studying this problem stems from the
increasing use of distributed computing to handle large, computationally intensive tasks. Projects
like Seti@Home [19] divide computations into smaller jobs of relatively uniform length, which are
then executed on unreliable machines (e.g., of volunteers).
Scheduling multiple machines to process the same job at once can help overcome the problem
of unreliable machines, but too many machines processing a single job can also slow down over-
all throughput. The situation is exacerbated when precedence constraints among jobs are present,
which is often the case for sophisticated computations. Here, a single job failing may delay the start
of many others. Note that the special case of having no precedence constraints retains practical sig-
nificance. Google's MapReduce architecture [78], for example, generates jobs whose dependencies
form a complete bipartite graph, which is equivalent to two phases of independent jobs.
Motivated by these examples, this chapter studies the multiprocessor scheduling under uncer-
tainty (SUU) problem. An SUU instance is comprised of a set of n unit-time jobs and a set of
m machines. For each machine i and job j, we are given a failure probability qij, which is the
chance that job j does not complete when run on machine i for a single timestep. Any precedence
constraints are modeled as a directed acyclic graph (dag). The objective is to construct a schedule
assigning machines to eligible jobs at each timestep, minimizing the expected time until all jobs
have successfully completed. In contrast to many other scheduling problems, SUU allows multiple
machines to execute the same job in a single timestep.
When SUU is properly reformulated (in Section 4.1), it is strikingly similar to the problem of
minimizing makespan on unrelated machines in a stochastic setting, where job lengths set according
to random variables. Indeed, the algorithms presented in this chapter can apply to this family of
problems, attaining similar asymptotic approximation ratios.
Related work
Malewicz's initial presentation of SUU [146] includes a polynomial-time dynamic-programming
solution for instances where both the number of machines and the width of the precedence dag
are constant. If either of these constraints is relaxed, he proves that the problem becomes NP-
hard. Furthermore, when both constraints are removed, there is no polynomial-time approximation
algorithm for the problem achieving an approximation ratio lower than 5/4, unless P = NP. This
work does not include approximation algorithms for the general (NP-hard) problem.
Lin and Rajaraman present the first (and, to date, only other) approximation algorithms for
SUU [141]. Using a greedy algorithm to maximize the chance of success across all jobs, they
give an O(log n)-approximation when all jobs are independent. More sophisticated techniques,
including LP-rounding and random delay [139, 180], yield a variety of O(polylog(n + m)) ap-
proximations when precedence graphs are constrained to form only disjoint chains, collections of
in- or out-trees, and directed forests. For these settings, our algorithms improve their approximation
ratios by a (log n/ log log Ln)2 factor, when n =- me ( 1) . See Figure 4-1 for a complete comparison.
The wider field of machine scheduling is an established and well-studied area of research with
a large number of variations on its core theme (see [127] for a survey). There are three main
differences between SUU and problems studied in the literature. First, in SUU, jobs may run on
multiple machines in the same timestep. Second, each job has a chance of failing to complete on
any machine that processes it. Third, jobs must be scheduled at unit granularity.
I am not aware of many scheduling problems in which jobs may run on multiple machines at the
same time. Interestingly, Serafini, motivated by scheduling looms in the textile industry, provides
a polynomial-time algorithm [178] for scheduling independent jobs on unrelated machines, given
that jobs can be split arbitrarily and run independently on different machines. This problem is quite
close to a deterministic analog of our model (with independent jobs), but allows arbitrarily small
splits (as opposed to unit-step allocations), yielding a simpler linear-programming solution that is
not applicable to our problem.
Of deterministic scheduling problems, SUU most closely resembles the problem of preemp-
tively scheduling jobs with precedence constraints on unrelated parallel machines so as to minimize
makespan. In Graham's notation [109], this problem is written as R I prec, pmtn ICma. Instead
of failure probabilities qij, there is a deterministic processing time pij, denoting how long it takes
for machine i to complete job j. In contrast to SUU, however, machines never fail, and jobs may
only run on one machine at a time. As in [141], techniques for this problem [136, 139, 180] play
an important role in the approximations this chapter. Solutions here also borrow techniques from
"job-shop scheduling" [96] for our SUU algorithms for precedence constraints, but the particulars
of that setting are not very similar to the ones considered here. In the case of RI prec, pmtn ICmA ,
I am only aware of approximations for precedence constraints forming disjoint chains or trees.
There is also a large body of work on stochastic scheduling (see [168, Part 2] for a represen-
tative sample). The majority of the work in this area considers how to schedule jobs whose input
lengths are not known, but instead given as random variables distributed according to some proba-
bility distribution. In this problem, there are no failure probabilities. Particular attention has been
paid to the case when these distributions are restricted to exponential families. Section 4.1 shows
that SUU is closely related to the problem of preemptively scheduling precedence-constrained
jobs whose processing times are given by exponential distributions, on unrelated parallel machines
so as to minimize their expected makespan. In stochastic scheduling, this problem is known as
RI pmtn, prec, pj - stoch E [Cma]. I know of no previous nontrivial approximation algorithms
for this problem, although an optimal algorithm exists when the machines are related and jobs are
independent [196].
Contributions
This chapter describes improved approximation algorithms for SUU when jobs are independent
(there are no precedence constraints) and when the precedence constraints form disjoint chains.
All of these algorithm represent joint work with Christopher Y. Crutchfield, Zoran Dzunic, David
Precedence Constraints Lin and Rajaraman [141] This work
Independent O(log(n)) O(log log(min {m, n}))
Disjoint Chains log(m) log( log(n m) O(log(n + m) log log(min {m, n}))ljnog log log(n+m) \
Directed Forests g( log(n)log(n+m)' O(log(n + m) log(n) log log(min {m, n}))
Figure 4-1: Improved approximation ratios
R. Karger, and Jacob H. Scott, previously appearing in [73]. For independent jobs, I describe an
O(log log(min {m, n}))-approximation algorithm. One component of this algorithm is based on an
LP relaxation.
The analysis for independent jobs relies on a competitive analysis as defined in [181]. Essen-
tially, I show that our algorithm is O(log(pmax/Pmin))-competitive for a deterministic scheduling
problem (similar to RI pmtn ICmax) in which each machine has a deterministic speed, but process-
ing times for jobs are chosen arbitrarily by an adversary, with minimum and maximum values Pmin
and pmax. This competitive result is interesting in its own right.
When the precedence constraints on jobs form a collection of disjoint chains, Section 4.3 gives
an O(log(n + m) log log(min {m, n}))-approximation algorithm. This disjoint-chains algorithm
uses an LP relaxation similar to the one used for independent jobs and also utilizes techniques from
network-flow theory and prior work on the SUU problem for chains [141]. The log log(min {m, n})
factor arises from the independent-jobs algorithm - improving that independent-jobs algorithm,
therefore, immediately yields a better algorithm for chains.
The algorithm for disjoint chains can be extended to handle directed forests using the chain-
decomposition techniques of [136, 141], yielding an O(log(n + m) log(n) log log(min {m, n}))-
approximation.
I also show how to apply these algorithms to similar variants in the problem of stochastic
scheduling, where jobs have stochastic processing times. To the best of my knowledge, these are
the first approximation algorithms for stochastic scheduling with the expected-completion-time ob-
jective and unrelated machines.
Chapter outline
Section 4.1 gives formal definitions of the SUU problem, scheduling algorithms, and an equivalent
formulation of SUU that plays an important role in the approximation algorithms provided later
in the chapter. Section 4.2 presents an algorithms for independent jobs, and Section 4.3 shows
how to extend the algorithm to handle precedence constraints forming chains. I address tree-like
precedence constraints and stochastic scheduling in Sections 4.4 and 4.5, respectively.
4.1 Preliminaries
This section gives of a formal statement of the scheduling problem and defines a schedule. Most
of the notation is consistent with that of Malewicz [146] or Lin and Rajaraman [141]. One minor
difference is that I use "failure probabilities" qij in lieu of "success probabilities" pij, for ease
of notation. This section next includes a reformulation of the SUU, which is used in subsequent
sections to simplify both the algorithms and the analyses involved.
The SUU problem
An instance I = (J, M, {qij }, G) of the SUU problem includes a set J of unit-step jobs and a
set M of machines. Throughout this chapter, let n = IJI be the number of jobs and m = IMI
be the number of machines. For each machine i and job j, we are given afailure probability qij,
which is the probability that job j does not complete when run on machine i for one unit step; these
probabilities are independent. In addition, without loss of generality, assume that for each job j,
there exists a machine i such that qij < 1.
An SUU instance also includes a set of precedence constraints comprising a directed acyclic
graph (dag) G with jobs as vertices. A job j is eligible for execution at time t if all jobs preceding j
(i.e, jobs having a directed path to j) in the dag have successfully completed before time t. If a job j
is eligible at time t, a schedule may assign multiple machines Mjt C M to execute j in parallel. As
all machine/job failures are independent, the probability that j does not complete in that timestep is
1liMj, qij.
Failure probabilities are difficult to work with because they multiply. Instead, the log failure of
job j on machine i, denoted by fij, is defined by tij = - g qij. By definition, qij = 1/ 2eij, and
hence iEM,, qij = 1/ 2 EiEMjtfij
This chapter focuses on finding scheduling algorithms that minimize expected makespans for
restricted classes of precedence constraints. If there are no precedence constraints, then the jobs
are independent, and we refer to the problem as SUU-I. When the precedence constraints form a
collection of disjoint chains, we call the problem SUU-C. When the constraints form a collection of
disjoint trees, we call the problem SUU-T. A sans-serif fonts to refer to problem variants, whereas
serif fonts refer to algorithms/schedules for the problem.
Schedules
A schedule E is a policy for assigning machines to (uncompleted) jobs. Jobs must be scheduled
at a unit granularity, but the schedule may assign multiple machines to the same job. A schedule
may base its decisions on any of its history, but this chapter considers only schedules that can be
computed in polynomial time. More formally, a schedule is a function E : (H x N) -(M -+
J U {1}) that, given a history1 h E H and time t E N, returns a function assigning machines to
jobs. The symbol I_ to indicate that the machine remains idle. To allow for more concise schedules,
the assignment function returned by E (h, t) may map a machine to a job that has already completed.
An execution of E is defined as follows. Suppose that h E H is the history of the execution up
to time t. Then E assigns machine i to job j = E(h, t)(i) at step t. If j has been completed when
it is scheduled to run, i is assigned to I. Since J, M, {qij }, and G are invariant over a problem
instance, we allow E to reference those implicitly.
Whenever the schedule E is such that it assigns machines to jobs depending only on the current
time and the initial set of jobs, not the jobs that have completed (i.e., for all t, E(h, t) = E(h', t) for
all h, h' E H), then the schedule is said to be oblivious. An oblivious schedule has finite length if it
is only defined for t < to, for some to.
A schedule is semioblivious if it can be decomposed into "rounds" such that the assignments
within each round are characterized by finite oblivious schedules. Thus, while executing a step
contained in a particular round, the assignment of machines to jobs depends only on the initial set
1A full history for a deterministic schedule can be captured by the sets of remaining jobs at each timestep prior to the
current timestep t. More formally, let Ht = {(S1, S2, ... , St)I J = S1 ;D S2 D ... D St} denote the set of all feasible
ordered sets of remaining jobs at timesteps 1,2,..., t. Then valid histories are given by the set H = U,-= Ht. Note that
compact representations of the history exist, so a polynomially computable schedule may consider the entire history.
of jobs when the round began and the number of steps the round has been running. All oblivious
schedules are naturally semioblivious, whereas the converse is not necessarily true. The schedule
given later in this chapter for SUU-I is semioblivious.
Malewicz [146] also defines regimens as schedules having assignment of machines to jobs
dependent only on the subset of jobs remaining. Although regimens appear to be the most intuitive
form of schedules for the SUU problem, none of the schedules given in this chapter are regimens.
Let TE be a random variable denoting the length of the execution of schedule E, which is the
number of steps before all jobs have completed. The objective is to minimize E [Tr] (denoted by
E [Cmax] in much of the scheduling literature). Throughout this chapter, EOPT denotes a schedule
that has minimum expected makespan, and its expected makespan, which is finite [146], is denoted
by E [ToPT]. For any SUU instance, EOPT exists, and can be computed (inefficiently) by selecting
the assignment of jobs to machines on a particular timestep that minimizes the expected makespan
of the remaining jobs.
This chapter considers schedules that are polynomial-time computable (in the variables n, m,
and log E [TOPT]) and whose expected makespans approximate E [TOPT]. We say that E is an
a-approximation if E [Tr] < aE [ToPT] for all choices of probabilities {qij }.
Throughout the remainder of this chapter, the terms algorithm and schedule are interchangeable.
Moreover, I generally do not give the schedule explicitly as a function assigning machines to jobs.
Instead, I describe it algorithmically.
Problem reformulation
I now describe a new, and equivalent formulation of the SUU problem, which I refer to as SUU*.
Because of their equivalence, I refer to both problems as SUU later in the chapter.
An SUU* instance I = (J, M, {qij}, G) has the same structure as an SUU instance. The
difference is that rather than considering the success or failure of a job as it runs on machines
in each timestep, use the Principle of Deferred Decisions [158] to view the problem as one of
deterministically scheduling jobs with randomly distributed lengths.
Instead of failure probability, in SUU*, view £ij = - log qij as an amount of work that a
machine does towards a job completion in each unit timestep. As in SU U, machines must be sched-
uled at a unit granularity. At the start of a schedule's execution, draw for each job j a single random
variable pj chosen from an exponential distribution with rate parameter Aj = In 2; specifically,
Pr {p j  c} = 1 - 2 - c. A job j completes when the total work accrued by j exceeds pj. In other
words, j completes at the first step t in which Ek= 1 iEM k fij > Pji
A schedule is oblivious to the random values pj. Instead, it is only aware of whether a job
completes in each timestep. Thus, a schedule must make its decisions for assignments in step t
based only on the surviving set of jobs at each previous timestep. Hence, the same schedule may be
applied to both SUU and SUU*. In fact, a particular schedule has the same distribution of remaining
jobs at each timestep in both SUU and SUU*, and hence both problem formulations are equivalent.
Proof of equivalence
Here, I prove that SUU and SUU* are equivalent. First, we define a history of an execution. Then, I
prove the main theorem, which shows that SUU and SUU* have the same distribution over histories.
Consider an execution of a schedule E on SUU or SUU*. Define the history of the execution
after t - 1 steps by a sequence of job subsets (S 1, S2 ,..., St), with J = S1 - S2 D "'" 3 St,
where Sk is the set of jobs remaining at the start of step t.
Theorem 4.1 Consider the (t - 1)-step execution histories ht and h* of schedule E on SUU-
instance I = (J, M, {qij}, G) and corresponding SUIf-instance I* = (J, M, {qij} , G), respec-
tively. For any particular (t - 1)-step history xt, we have Pr {ht = xt} = Pr ({h = xt }.
Proof By induction on time t. Initially, Pr {hi = (J)} = Pr { h = (J)} = 1.
Suppose that both executions have the same (t - 1)-step history xt, and let Mjt be the set of
machines assigned to job j at step t by the schedule E given the history xt. We need only show that
both SUU and SUU* have the same distribution over remaining jobs after step t.
Let St+1 and S*+ be the random variables denoting the set of remaining jobs at the start of step
t, for SUU and SUU* executions, respectively. For the SUU execution, the probability that job j
fails to complete in step t is given by Pr {j E St+ll xt} = HIiEMjt qij.
Consider now the probability that the SU U* execution fails to complete a remaining job j in step
t. For job j, let z, k = ZiMik tij be the amount of work j receives at step k. By definition, j fails
to complete if Ek= zj,k < pj By assumption, since j remains at step t, we have Ek=1 zj,k < Pj.
Moreover, since the exponential distribution of pj is memoryless, we have
Pr { zkJ < Pi zkJ < PJ = Pr .i < Pi
k=l k=1 iEMjt
Thus, we have
Pr{jES*+lxt} = Pr{ i < Pi
= 2-:iEMjt e
-
-
qij
iEMjt
and hence Pr {j E St+lixt} = Pr {j E StZ*+Ixt}.
Since all jobs have the same distribution given the history, we conclude Pr {St+l = Sxt} =
Pr {S* 1 = SIxt}. Applying the inductive hypothesis (i.e., Pr {ht = xt} = Pr {(h = xt}) com-
pletes the proof. I
4.2 Independent jobs
This section describes an O(log log n)-approximation algorithm for SUU-I, the SUU problem with
independent jobs. I first give an oblivious 0 (log n)-approximation algorithm for SUU-I, based on
scheduling an (approximation of an) integer linear program. I then modify this algorithm into a
semioblivious solution consisting of O(log log n) nearly optimal rounds.
An oblivious O(log n)-approximation
I now describe an O(log n)-approximation for SUU-I, called SUU-I-OBL. The main approach is to
construct a schedule of length O(E [ToPTi), based on an integer linear program, such that each job
has no more than a constant probability of failure upon completion. This finite oblivious schedule
is repeated until all jobs have completed. Using Chernoff bounds, we conclude that the expected
number of repetitions is O(log n), yielding an O(log n).-approximation.
Use the following integer linear program for SUU-I-OBL. Let xij denote the number of steps
during which machine i is assigned to job j. Recall eij - - log qij is the log failure of job j on
machine i. Let Lj be a nonnegative real, representing a target work for each job. To understand the
integer program, think of Lj as being fixed at Lj = 1 for all jobs j. The better algorithm, SUU-I,
will assign Lj = 0 to jobs that do not need to be scheduled, and increasing values to L for the
semioblivious O (log log n)-approximation.
(LP1) min t
s.t. £iXij 2 Lj Vj E J (4.1)
iEM
Exij < t ViEM (4.2)
jEJ
xij E NU{0} ViEM,jEJ. (4.3)
Here Equation (4.1) enforces that every job in J has a failure probability no greater than 2 -Li (or
1/2 when Lj = 1), and Equation (4.3) guarantees that all jobs are scheduled for an integral number
of steps on each machine. The notation (LP1) refers to this integer linear program generically, and
LP1(J', L) refers to it with Lj = L if j E J', and Lj = 0 otherwise. The optimal value for
LP1(J', L) is denoted by tLPl(J',L).
A solution for LP1(J', L) naturally generalizes to a finite oblivious schedule, denoted by
ELPI(J',L), with length tLPI(J',L) as follows. Consider a machine i, and consider each job j in
arbitrary order. Assign machine i to job j for xij timesteps. To finish my description of this sched-
ule, I first claim that tLPl(J,1) approximates E [TOPT]. Then, I show how to approximate (LP1) in
polynomial time.
Lemma 4.2 Let tLPl(J,1) denote the optimal value for LP(J, 1). Then, we have tLPl(J,1) =
O(E [TOPT]).
Proof. Consider any subset U C J, and its complement U. Then tLPl(U,1) + tLPl(U,1)
tLP1(J,1), since we can construct a solution to LP1(J, 1) by adding a solution to LP1(U, 1) and a
solution to LP1(U, 1).
Recall our view of the problem in terms of SUU*: there is a pj chosen from an exponential
distribution for each job j such that job j completes only if EiEM eijij > pj. For any sample
from the event space, let U be the set of jobs j for which pj > 1, and let U be the complement set
of jobs j for which pj < 1 (note pj = 1 with probability 0 so can be ignored). By definition, each
job belongs to U independently with probability 1/2. Next, observe that whatever EOPT is, it must
allocate at least 1 unit of work to each job in U; in other words, Equation (4.1) of (LPl) must hold
for every j E U. Thus, the optimum schedule contains a feasible solution to LP1(U, 1).
By construction, U is a uniformly random subset of J, meaning all subsets are equally likely.
Thus,
E[TOPT] = 2- n EE[TPTI U]
U
= 2-n ( E[TOPT I U] + > E[TOPT I U])
U U
S2-nI E(tLP1(U,1) + tLPl(,1))
U
U
1
- tLPl(J,1)
where the second line of this derivation follows from the first paragraph of this proof. LO
The following lemma states that, in polynomial time, we can find an integral assignment that
approximates (LP1) to within a constant factor. Some aspects of the proof are similar to [141,
Theorem 4.1], which solves a slightly different problem useful for precedence constraints that form
disjoint chains, but the proof here adds several steps that improve the approximation ratio. The
tighter approximation does apply to the more general disjoint-chains variant, which we revisit in
Section 4.3.
Lemma 4.3 There exists a polynomial-time algorithm that computes a feasible solution to the lin-
ear program LP1(J', L), having value O(tLPl(J',L)).
Proof We relax the integer linear program to a linear program, and then show that the relaxed LP
can be rounded to yield an integral {ij } solution with value O(TLP1(J,L).
First, let £j = min {£ij, L}. Then, replace each £ij in Equation (4.1) with £<j, yielding the
constraint EiEM iJxij 2 L, Vj E J'. Since assignments are restricted to be integral, this change
has no effect on either the feasibility or the value of an assignment. Next, remove Equation (4.3)
and solve the relaxed linear program. Letting xI, t} be an optimal solution, we have that t* <
tLPl(JI,L), because integral solutions are feasible.
Our goal now is to round the LP solution to an integral solution, while not increasing its value
by very much. This rounding proceeds in three steps, outlined as follows. First, group machines
having similar £'j for a job j, yielding a single assignment for the whole group. Then, round those
assignments to integers. Finally, show that the rounded assignments satisfy (LP1), using an integral
flow network.
For each job j, group machines having f£ values within a factor of 2, and determine the total
assignment to that group. More formally, for each j and integer k, let
Dk = id
i: Llog ejJ =k
be the total assignment of machines with ti E [2 k, 2k +1) to job j. It follows that for all j E J', we
have
ie x* > E Dk2k >- L/2.
iEM k
We next round the value of Djk up to [6D kj. We claim that for all jE J', we have
S[6DjkJ 2k > L.
k
Since e'j < L, the maximum value of k having nonzero D*k is [log LJ. Thus, the claim follows
because
S[6D;k]J 2 k > 3 2 Djk2k) - 2k
> 3(L) - L/2k
> 3L-2L=L.
In other words, rounding the group assignments down to integers only causes a loss of at most 2L
work. We therefore need an assignment giving 3L work to the job.
To complete the integral assignment, construct a network-flow instance as follows. For each
job j and integer k, create a node Ujk. For each machine i, create a node vi. Also add a source-
node s and a sink-node w. For each ujk, add a directed edge (s, Ujk) with capacity 6Djkj. For
each vi, add a directed edge (vi, w) with capacity F6t*]. Finally, add a directed edge (ujk, vi) with
infinite capacity, for any j, k, i such that log £ = k. Note that for a given j and i, there is exactly
one k such that (ujk, vi) exists. Refer to this edge as edge (j, i).
If we set the capacity of edges (s, Ujk) to be 6Djk instead, then a flow of demand Zjk 6 Dk
exists in this network, and it can be constructed by setting the flow along edge (j, i) to be 6x* (and
flow along edge (vi, w) to be 6 , Ejj x' ). Thus, a flow of capacity Ejk [6D;kj exists when we
lower the capacity of edge (s, uik) to [6D;kj.
Ford-Fulkerson's theorem [71,95] states that an integral max flow exists whenever the capacities
are integral, as they are here. We therefore take the flow across the edges (j, i) as our integral
assignments £Q. Moreover, by construction, j satisfy
Vi E M, < [6t* ,
jeJ
Vj E J, ijxi > >  [6Dk 2k > L.
iEM k
We thus have an integral feasible solution {&ij, 6t*}. Noting that 6t* < 6TLP1(J',L) completes the
proof. 1O
Since Lemma 4.2 shows that tLp(J,1) = O(E [ToPT]), Lemmas 4.2 and 4.3 in concert state that
in polynomial time, we can find a schedule E of length O(E [TOPT]) such that every job fails with
at most constant probability. Repeating E until all jobs complete produces the oblivious schedule
SUU-I-OBL.
Theorem 4.4 Let TSUU-I-OBL denote the random variable corresponding to the time it takes for an
execution of SUU-I-OBL to complete all jobs. Then, we have E [TSUu-I-OBL] = O(E [ToPT] log n).
Proof From Lemmas 4.2 and 4.3, we have a schedule E of length O(E [ToPT]) that gives
each job a constant probability of success. Applying a Chernoff bound gives us that a particular
job completes in O(log n) repetitions of E with probability at least 1 - 1/n e (1), where the con-
stant exponent appears as a constant factor in the number of repetitions. Taking a union bound
over all jobs gives that with probability at least 1 - 1 /n e (1), all jobs complete in O(log n) repeti-
tions. Since this probability drops off dramatically as the number of repetitions increases, we have
E [TSUU-I-OBL] = O(E [ToPT] log n). O
An O(log log(min {m, n}))-approximation
Construct the semioblivious schedule SUU-I as follows. The schedule is divided into "rounds."
The first round corresponds to an execution of the schedule suggested by the (rounded) solution to
LP1(J, 1). In each following round, (LP1) is applied to all remaining jobs with doubling target
work. If Jk C Jk-1 C J are the set of jobs left at the start of round k, then for that round find an
approximate solution to LP1 (Jk, 2 k-1), and schedule obliviously according to it.
SUU-I runs at most K = log log(min {m, n}) + 0(1) of these rounds. If uncompleted jobs
remain after the Kth round, one of two things is done. If n < m, SUU-I runs each job one at a
time on all machines, until all jobs are completed. If m < n, SUU-I simply repeats the schedule
ELP1(Jk,2k-1) given by the Kth round until all jobs complete.
I will prove that SUU-I achieves an approximation factor of O(log log min {m, n}). A key
aspect of the analysis is viewing SUU-I as an "online algorithm" to solve the SUU* problem over
the hidden input {pj }. Essentially, SUU-I "discovers" the values of pj as jobs complete.
In the proof of the following lemma, I compare the length of rounds 2, 3,..., K against the
makespan of an optimal offline algorithm, called OFF, which knows the values {pj }. In particular,
I show that if OFF takes total time t on input {pj }, then each round of SUU-I takes time O(t) on
the same input. This part of our proof is essentially a competitive analysis [181]. In subsequent
lemmas, I bound the time of SUU-I for the later rounds.
Lemma 4.5 The total expected time of rounds 2, 3,..., K of SUU-I is O(K - E[ToPT]).
Proof First, I show that for any fixed set of random values {pj }, each round of SUU-I takes time
proportional to that of the optimal offline strategy OFF. I then combine all these rounds, taking an
expectation over {p }, to get that rounds 2, 3, ... , K take total expected time O(K. E [TOPT]).
Consider an optimal offline strategy OFF, which knows the random values of {pj}, and let
TOFF({pj }) denote OFF's makespan given the values {pj } (i.e., TOFF({Pj}) is the minimum over
all strategies for a fixed {pj}). For each k E {2, 3,... ,K}, let Jk C J be the subset of jobs such
that pj > 2 k-2 . Thus, OFF must assign machines to job j E Jk such that EiM Sijij 2k - 2
And hence we have TOFF({Pj}) > TLP1(Jk,2k-2).
Now consider an execution of SUU-I for the same {pj }. If a job j remains uncompleted at the
start of the kth round, for k E {2, 3, ... K}, then pj > 2 k- 2 . This inequality follows from the fact
that in the (k - 1)th round, every job receives work that exceeds 2 k- 2 . Hence, the jobs executed in
the kth round are a subset of those defined by Jk above. By Lemma 4.3, the kth round takes time
O(TLp1(Jk,2k-1)). Observing that TLp1(Jk,2k-1) 2 TLP1(Jk,2k-2), we conclude that SUU-I's kth
round takes time O(TFF ({p }))-
Thus, for any particular {pj }, rounds 2, 3, ... , K of SUU-I take total time O(K. TOFF({pj )).
Since OFF is the optimal offline strategy, it follows that TOPT({Pj}) > TOFF({Pj}) on the same
{pj}. Thus, SUU-I takes time at most O(k -TOPT({p })). Taking the expectation over all {pj }, we
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conclude that these rounds take in expectation total time
o(K -E I[TOPT({P })]) = O(K E [TOP ]). - E
In fact, Lemma 4.5 shows that this doubling technique yields a deterministic O(log(pmax/Pmin))-
competitive algorithm for the problem of hidden but arbitrarily chosen pj E [pmin, Pmax]. SUU-I,
however, changes strategies after K rounds. Since pmax is chosen from an exponential distribution,
the probability that pmax exceeds E(log n) is small.
The following two lemmas bound the expected time of the late rounds of SUU-I when m > n
or n > m, respectively.
Lemma 4.6 Suppose m > n. Then rounds K + 1, K + 2,... of SUU-I take total expected time
O(E[TOPT]).
Proof. Recall that after the Kth round, SUU-I runs jobs one after the other. Running jobs one at
a time on all machines is trivially an O(n)-approximation. It remains to bound the probability that
SUU-I proceeds to the Kth round.
Recall also that jobs remaining after round K must have pj > 2 K-1 > 2 10g logn+O(1) > 2 log n
(for appropriate choice of constant in O(1)), which occurs with probability at most 2-2 log n = 1/n 2
Applying a union bound over all j, we get probability at most 1/n that any job survives to round
K + 1. Hence, the expected time for rounds K + 1, K + 2,... is at most (1/n)O(nE [ToPT]) =
O(E [ToPT])-.
Lemma 4.7 Suppose n > m. Then rounds K + 1, K + 2,... of SUU-I take total expected time
O(E[ToPT]).
Proof Let EK = ELP1(JK,2k-1) be the schedule computed for the the Kth round. Here,
SUU-I repeats EK until all jobs complete. Define the load H of a finite schedule to be the max-
imum number of timesteps during which any machine is assigned to an uncompleted job (i.e.,
H = maxi Ej xij); the schedule EK can be easily "compressed" to run in exactly a number of
a timesteps equal to its load. We will analyze how long it takes for the load of our instance to drop
from its initial expected value O(E [TOPT]) (at the end of the Kth round) to 0 (when all jobs have
completed).
Let TK be the random variable denoting the length of EK. Let Xi be the random variable
representing a number of repetitions of Ek necessary to drop the load from TK/2 i to TK/2i+1.
Define X to be the random variable denoting the number of timesteps until the compressed load of
EK drops below 1 (and hence reaches 0). Then, we have
log TK log TK
E 2i T KE2
i=O i=O
By construction, a single execution of EK ensures that each job remains with probability at most
1/m 2, and thus the expected load of each machine shrinks by at least a (multiplicative) factor of m 2.
Markov's inequality implies that each machines load decreases by a factor of m/2 with probability
at least 1 - 1/(2m). Taking a union bound over all machines gives us that the load of all machines
decreases by a factor of m/2 with probability at least 1/2.
For m > 4, we now have that each repetition of EK decreases the remaining load by a factor of
2 with probability at least 1/2, and hence E [Xi] < 2 for all i-requiring only an expected constant
number of repetitions to reduce the load by a constant factor. We now have that
gTK X~i 6 E [Xi]E < 2i
i=0 i=0
< 0(1).
Since Tk and each Xi are independent, 2 it follows that
E[X] < E[TK] E Xi]
i=0
= O(E [TK]).
Having E [TK] O(E [TOPT]) (as exhibited by Lemma 4.5) completes the proof. ]
Theorem 4.8 Let K = log log(min {m, n}) + 0(1) and let the random variable Tsuu-I be defined
as the time it takes for an execution of SUU-I to complete all of the jobs. Then, we have E [TsuU-I] =
O(K - E [TOPT]).
Proof. Apply Lemma 4.2 to bound the expected length of the first round, Lemma 4.5 to bound the
expected length of rounds 2, 3, ... , K, and Lemma 4.6 or Lemma 4.7 as appropriate to bound the
expected length of rounds K + 1, K + 2, .... It follows that makespan is bounded by E [Tsuu-I] =
O(E [TPT] + K -E [TOPT] + E [TOPT]) = O(K -E [TOPT]). LI
4.3 Jobs with chain-like precedence constraints
This section describes an O(log(n + m) log log(min {m, n}))-approximation for SUU-C, the case
when precedence constraints form a collection of disjoint chains, called SUU-C. SUU-C may be
used as a subroutine for SUU-T, the more general case where precedence constraints form disjoint
trees (see Section 4.4).
In SUU-C, the dependency graph G is a collection disjoint chains G = {CI, C 2 ,..., Cz},
where each Ck gives a total order on a subset of jobs.
SUU-C is similar to Lin and Rajaraman's algorithm [141], but SUU-C achieves a better ap-
proximation ration through various improvements. I first give an overview of the algorithm. I then
provide more details later in the section.
To construct the schedule, first find an assignment {xij } of machines to jobs, where xij is an
integral number of steps for which machine i is assigned to job j), giving each job one unit of work
such that the "length" and "load" of the assignment are bounded by O(E [ToPT]). The load of a
machine is the number of timesteps for which any job is assigned to it (i.e, >j xij), and the load of
the assignment is the maximum across all machines. The length of a chain is the sum of the length
of the jobs in the chain. The length of a job j, denoted by dj, is the maximum number of steps for
which j is assigned to a single machines (i.e., dj = maxi xij). Clearly, a schedule taking time T
must have a length and load no more than T.
2Independence follows from the fact that the exponential distribution is memoryless. The variable Tk is only a function
of which jobs remain at the start of the Kth round, i.e., those jobs j for which p, > 2 K - 1. In contrast, given a set of
remaining jobs, Xi depends only on the degree to which the pjs exceed 2 K - 1. Since the exponential distribution is
memoryless, we have independence.
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SUU-C uses an LP relaxation (similar to (LP1) in Section 4.2) to generate our assignment. De-
tails appear later in the section. As in Section 4.2, the LP relaxation achieves an O(1)-approximation.
This assignment does not immediately yield a schedule, because it does not take into account the
precedence constraints.
To transform the assignment into an adaptive schedule, SUU-C treats long and short jobs differ-
ently. A job is short if the length of its assignment is at most some value 7y, to be defined later, and
the job is long otherwise. To simplify presentation, suppose for now that all jobs are short. I later
describe how to deal with long jobs.
Next, transform the assignment into an adaptive schedule Ek for each chain Ck. The schedule
Ek considers the next eligible (uncompleted) job j in Ck, and (obliviously) schedules the next dj
timesteps according to the assignment {xij}. Specifically, if Ek begins executing job j at time t,
then it schedules j from time t to t + xij on machine i. (Machine i remains idle from time t + cij to
t + dj.) After the dj timesteps, Ek again considers the next eligible job in the chain (which may be
the same job if it failed). Since each time job j is obliviously scheduled, it has a constant probability
of success.
All the Eks can be combined in a straightforward manner, yielding a "pseudoschedule" for
the SUU-C instance, denoted by {fk}. In particular, a pseudoschedule runs all Ek "in parallel,"
possibly assigning multiple jobs to the same machine in each timestep. To avoid confusion, we call
each of the timesteps of a pseudoschedule a superstep, and we call the number of jobs assigned to a
single machine during a superstep t the congestion at that superstep, denoted by c(t). We "flatten"
each superstep to c(t) timesteps by arbitrarily ordering the jobs assigned to each machine, thus
yielding a schedule called SUU-C. If cma is the maximum congestion over all supersteps, and Z is
the maximum length of any chain, then SUU-C comprises O(cmaZ) timesteps.
To reduce congestion, apply a random-delay technique [139, 180], also used by Lin and Rajara-
man [141]. To prove the main bound, I will utilize (and prove) the fact that when chains consist of
sufficiently many (short) jobs, the number of supersteps spanned by Zk is near the expected length
of Ek, with high probability. To deal with long jobs, run SUU-I O(log(n + m)) times, which
dominates the runtime, yielding the O(log(n + m) log log(min {m, n}))-approximation.
Finding an assignment with low load and length.
As in Section 4.2, SUU-C uses an integer linear program to optimize for the constraints. This integer
linear program for chains matches that used in [141, LP1].
(LP2) min t
s.t. ~ijx ij 1 Vj E J (4.4)
iEM
Ixij < t Vi E M (4.5)
jEJ
E dj < t VCkEG (4.6)
jECk
0 < xij dj Vi E Mj E J (4.7)
dj > 1 VjEJ (4.8)
ij E NUO{0} ViEM, jEJ. (4.9)
Equations (4.4), (4.5), and (4.9) correspond to Equations (4.1), (4.2), and (4.3), respectively, in
(LP1). Equation (4.5) bounds the load of each machine. Equation (4.6) bounds the length of each
chain, and Equations (4.7) and (4.8) determines the length of each job.
The following lemma, proven in [141, Lemma 4.2], states that the optimal value for (LP2) is a
lower bound on E [ToPT].
Lemma 4.9 Let t(LP2) be the optimal value for (LP2). Then t(LP2) = O(E [TOPT]). O
The next lemma exhibits an O(1)-approximation to (LP2). Lemmas 4.9 and 4.10 together imply
a polynomial-time algorithm giving an integral assignment {ij } of machines to jobs such that the
load and length are both O(E [TOPT]).
Lemma 4.10 Let t(LP2) be the optimal value for (LP2). There exists a polynomial-time algorithm
that computes a feasible solution to (LP2) having value 0 (t(LP2)).
Proof The rounding proceeds as in Lemma 4.3, starting by removing Equation (4.9) and re-
placing Equation (4.4) by EiEM jxij > 1 for £i = min { ij, 1}. The only major difference is
in the capacity of some edges in the flow network. Instead of giving edge (j, i) an infinite capac-
ity, restrict the capacity of edge (j, i) to 6dj, where d is the assignment given by the optimal
solution to the relaxed linear program. Here, the length of a chain Ck may increase by at most
6 Ejck d + ICk 7 Ck dj. Since the capacity of edges (vi, w) from machine nodes to the
sink node remains E6t*], machine loads are also bounded. l
Reducing congestion of SUU-C
As described thus far, SUU-C may have O(n) congestion. We take advantage of a random-delay
technique [139,180] to reduce congestion to O(log(n + m)/ log log(n + m)), with high probability.
Essentially, modify SUU-C to simply delay the start time of each chain by a value chosen uniformly
at random from {0, 1, ..., H}, where H is the load of SUU-C.
The delay technique is summed up by the following theorem, proof omitted (as similar theorems
appear elsewhere). It originates in [139], and Lin and Rajaraman [141, Section 4.1] outline the
necessary proof as applied to SUU-C.
Theorem 4.11 Consider a pseudoschedule {Ek} with total load H, where H is polynomially
bounded in n and m. Consider the pseudoschedule {fk' } generated by randomly shifting, or "de-
laying," the start time of each chain schedule Ek by a value chosen uniformly at random from
{0, 1,... , H}. Then, {Zk'} has congestion at most O(log(n + m)/ log log(n + m)), with high
probability with respect to n and m. O
Notice that whenever the load of and length of {Ek} are bounded by O(E [TOPT]), it follows that
the length of {Ek' } is at most O(E [TOPT]) supersteps, with high probability.
Since Ek repeats the assignment for some jobs, the load and length of the pseudoschedules
{Ek } are random variables. The random successes and failures of jobs (and hence load and length),
however, are independent of the initial random delay selected. Suppose that a random execution
yields a load and length of at most O(E [TOPT]). Suppose also that TOPT is polynomially bounded
in n and m. Then, apply Theorem 4.11 to conclude that each superstep has low congestion, and thus
the makespan is O(cmaxE [TOPT]) = O((log(n + m)/ log log(n + m))E [TOPT]) steps. It remains
only to bound the random load and length of the pseudoschedule.
The following lemma implies that most executions of SUU-C result in low load and length. (I
address the fact that TOPT may not be polynomially bounded later in the section.) In this lemma, yj
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is the random variable indicating the number of repetitions of job j's assignment used to complete
j, and dj denotes the length of job j's assignment. In the SUU-C context, we have 7; = n + m. The
value W here represents the load or the length of the assignment. The lemma states that whenever
a job has length (or causes load) that is logarithmically smaller than the total, then the length of the
chain or (load on a machine) is close to the expectation, with high probability. Union bounding over
all O(n) chains (or m machines) implies that the total length (and load) of SUU-C schedule is close
to the expectation, with high probability.
Lemma 4.12 For each j E {1, 2,..., n}, let yj be a positive integer drawn from the geometric
distribution Pr {yj = k} = (1/ 2) k (for k a positive integer), and let dj > 1 be a weight associated
with each j. Let W and q be chosen such that W/ log77 > dj for all j, W > Ej 2dj, and
log? < W. Then, we have Ej djyj  O(cW) with probability at least 1 - 1/r c , for any positive
constant c.
Proof First, round all the dj up to the next power of 2, grouping the dj by value. Specifically, let
Zk be the set of j such that dj is bounded in the following way
W/( 2 k log 7) < dj < W/(2k- 1 log)),
for k E {1,2,..., [log(W/logq)]1}. Since
Z d3 y : E 2L og
Sk og jEZk
our goal is first to bound E EZk yj near its expectation.
To bound EjCZk Yj' view each yj as the length of a sequence of fair-coin flips that terminates
when flipping the first "head." Thus, their sum exceeds some value bk (to be assigned later) when
bk fair-coin flips do not yield I Zk I heads. Let Bk be the sum of bk Bernoulli random variables with
expectation 1/2 (i.e., Bk is the number of "heads" in a size-bk set of fair-coin flips). Then, we have
Pr{Bk < IZk} = Pr {j'zk yj > bk}.-
We will bound Pr {3k s.t. Bk < IZk} < r - c by taking a union bound over all k. Since k
ranges over roughly log W values and W is not a function of r, we need a stronger bound than
Pr {Bk < IZk1} < - c . Instead, set bk such that Pr {Bk < IZkI} I q-c 2 -k. Then taking a union
bound over all k gives probability at most
log(W/ log r) 00
S -c2-k < r-c 2 - k
k=1 k=1
< r77-c
that there exists a k such that Z yyZk YJ > bk. Thus, setting bk = e(c(IZkl + logr + k)) and
applying a Chernoff bound for Pr {Bk < IZkI} achieves the desired probability bound.
Thus, with probability at least 1 - 1/rlc, we are left with
dj yj S 2klgo (c(IZkl +logq + k))j kk 2kklogg77
< 0 cEd, + O cW l
+ k
k=1
- O(cW) ,
where the third line of the derivation follows from the restriction that W > Zj 2dj. Ol
To conclude, if jobs are short, where short jobs have length at most -y = tLP2/ log(n+m), and if
tLP2 is polynomial in n and m, then SUU-C takes time O((log(n + m) / log log(n + m))E [TopT])
with high probability. To get this bound in expectation, simply modify SUU-C to run the O(n)-
approximation (as for SUU-I) whenever congestion, load, or length exceed the desired bounds,
which occurs with probability at most 1/n.
Handling long jobs
I now extend SUU-C to handle jobs having length greater than tLP2/ log(n + m). In the chain
schedule Ek, replace each longer job by a "pause" of length tLp2/ log(n + m). Specifically, no
job from the chain is scheduled until tLP2/ 0log(n + m) supersteps later. Next, divide the schedule
for SUU-C into O(log(n + m)) segments of length tLP2/ log(n + m) supersteps. By construction,
there is at most one pause per chain per segment. After executing each segment, SUU-C executes
SUU-I on the jobs corresponding to the pauses starting in that segment (suspending the rest of the
chains until completion). Once those long jobs complete, SUU-I continues to the next segment.
All of the previous analyses (that assume jobs are short) still hold. In particular, this construction
satisfies the requirement that all relevant long jobs complete before the short jobs are scheduled
again. Since there are O(log(n + m)) executions of SUU-I, it follows that the total expected time
increases to
O(log(n + m) log log(min {m, n}) -E [ToPT) ,
giving an O(log(n + m) log log(min {m, n}))-approximation.
Extending to nonpolynomial tLP2
I now address the requirement in Theorem 4.11 that load and length be polynomially bounded in n
and m.
We make use of a trick from [180, Section 3.1], also used in [141]. Consider the chain schedule
Ek (having length O(tLP2), with high probability) before the random delay is applied. Round
each assignment xij down to the nearest multiple of tLP2/nm. We thus treat the assignments as
integers in the range {0, 1,..., O(nm) }. We can then apply the random-delay technique (from
Theorem 4.11) to these rounded assignments.
The issue now is that the rounding may have decreased many assignments, and so we reinsert
steps into the schedule. In particular, whenever executing job j, we reinsert the steps (not supersteps)
removed from rounding into the execution, executing only job j during those steps.
----~^--
Theorem 4.13 Let Tsuu-c be the random variable denoting the time at which an execution of
SUU-C completes all jobs. Then E [Tsuu-c] = O(log(n + m) log log(min {m, n})E [TOPT])-
Proof Ignoring the reinserted steps, Theorem 4.11 along with Lemma 4.12 scale appropriately to
imply that all short jobs are accounted for by O((log(n + m)/ log log(n + m))E [TOPT]) makespan.
Similarly, since there are log(n + m) segments, and long jobs are executed using SUU-I between
segments, the long jobs add O(log(n + m) - E [Tsuu-I]) to the makespan, which is bounded by
O(log(n + m) log log(min {m, n})E [Topt]) in Theorem 4.8.
It remains to consider the steps that must be reinserted after rounding down each xij to the
nearest multiple of tLp2/nm. The execution of job j may result in reinserting at most an expected
2 tLp 2 /nm steps for each machine, and hence 2tLP2/n steps in total. Summing across all n jobs
gives an expected 2 tLP2 steps, thereby increasing the total length of SUU-C by O(E [TOPT]). [l
4.4 Jobs with tree-like precedence constraints
Algorithms for tree-like precedence constraints can be obtained by trivially applying techniques
from [136], as done in [141]. I state the bound here without proof.
When precedence constraints form a directed forest, the technique from [136] decomposes the
graph into O(log n) blocks, each consisting of disjoint chains. Then, apply SUU-C O(log n) times.
Theorem 4.14 If precedence constraints form a directed forest, there exists a polynomially com-
putable schedule with expected makespan O(log(n) log(n + m) log log(min {m, n})E [ToPT]). Ol
4.5 Stochastic scheduling
This section shows how the algorithms from Sections 4.2 and 4.3 apply to the problem of preemp-
tively scheduling, on unrelated parallel machines, jobs whose lengths are given by exponentially
distributed random variables. In the now commonplace Graham's notation [109], these problems
are of the form R I pmtn, prec, pj stoch IE [Cmax], and we refer to the group as STOCH. In gen-
eral, Graham's notation takes the form al/31-y, where a denotes the machine environment (here, R
indicates unrelated machines), 0 denotes various constraints on jobs and the environment (pmtn is
often used as a shorthand for preemption and prec as a shorthand for precedence constraints), and
7y denotes the objective function (Cmax denotes makespan). I show an O(log log n)-approximation
for the special case of STOCH-I, when all jobs are independent. Then, I discuss briefly how the rest
of our algorithms for SUU generalize to the STOCH context.
Preliminaries
An instance Istoch = (J, M, { j }, {vij } , G) of STOCH contains a set of jobs J, a set of machines
M, and a dependency graph G just as in SUU. The length pj of each job j, instead of identically 1, is
set randomly according to the exponential distribution with rate parameter Aj, that is, Pr {pj < c} =
1 - e-cj. The actual value of pj is not revealed until the job completes. Finally, for each machine i
and job j, vij specifies the speed with which machine i processes job j. Thus, if xij is the amount of
time during which machine i processes job j, then j completes once Ei xijvij Pj. For STOCH,
xij need not be integral, but we do require that every job be processed by at most one machine at
any point in time.
An O (log log n)-approximation for STOCH-I
I now show how to provide a O(log log n)-approximation for STOCH-I. The techniques here are
analogous to those in Section 4.2, and the algorithm STC-I operates similarly to SUU-I.
STC-I runs in K = log log n + 0(1) rounds, each corresponding to an oblivious schedule Ek.
Construct the oblivious Ek such that any job having pj < 2 k-2/Aj completes by the end of the
round. Specifically, Ek corresponds to solving the deterministic problem R I pmtn ICma, with the
length each job j fixed as 2k- 2 /Aj. Jobs remaining after the end of the Kth round are run one
at a time on the fastest possible machine. Use the algorithm from Lawler and Labetoulle [138] to
compute a schedule for RI pmtn ICmax in polynomial time, giving us each of our Ek.
The following theorem states that STC-I approximates STOCH-I. The proof sketch is similar
to Theorem 4.4 and Lemma 4.2
Theorem 4.15 Let TSTC-I be the random variable denoting the time it takes for an execution of
STC-I to complete all jobs. Then, we have E [TsTc-I] = O(log log n - E [ToPTI).
Proof. We show that the length of the first round approximates E [TOPT] using a slight modifi-
cation to Lemma 4.2, where Lj are set according to 1/(2Aj). Then, we use a competitive-analysis
argument to prove that the K - 1 subsequent rounds take expected time O(E [TOPT -K), along the
lines of Lemma 4.5.
To complete the proof, we note that when maxj pj is bounded above by 2 log n/Aj, all jobs
complete by the end of round K. Since the pj are exponentially distributed, we have
Pr {3j s.t. pj > 2 log n/Aj} 1/n
Thus, running jobs sequentially trivially induces an n-approximation, but we see that it occurs only
with probability at most 1/n. The expected completion time is thus dominated by the first K rounds,
which take O(E [ToPT] - K) = O(log log n - E [ToPT]). O
A slight modification to this algorithm gives an O(log log(n))-approximation to the slightly
weaker setting of STOCH-R-I. Here, restarts are premitted instead of preemption. In this setting,
a job may be moved from one machine to another, but it loses all previous progress when this
migration occurs. In contrast, recall that with preemption a job accrues work from all machines that
process it. The only necessary change to Theorem 4.15 is setting Ek according to R I Cma instead
of RI pmtn ICmax.
Other results
One can apply the remaining algorithms from Sections 4.2 and 4.3 to STOCH, with identical ap-
proximation ratios. Thus, we have algorithms achieving an O(log log(min {m, n}))-approximation
for STOCH-I, an O(log(n + m)loglog(min {m, n}))-approximation for STOCH-C, and also
an O(log(n) log(n + m) log log(min {m, n}))-approximation for STOCH-T. Here problems have
been named according to their SUU analogs.
4.6 Concluding remarks
In this chapter, I have presented improved approximation algorithms for multiprocessor scheduling
under uncertainty. I believe that these bounds are not tight. In particular, I believe that a fully
adaptive schedule should be able to trim an O(log log(min {m, n})) factor from the bounds. It
would also be interesting if a greedy heuristic could achieve the same bounds. Finally, I would be
...........
interested in developing nontrivial approximations for more general precedence constraints. At first
glance, however, it seems like any technique for SUU and arbitrary precedence constraints may
generalize to RI pmtn, prec ICmax, which remains unsolved.

Chapter 5
Contention Resolution with
Heterogeneous Job Sizes
Randomized backoff is a common mechanism for reducing contention on a shared resource. Pro-
cesses/jobs make competing attempts to access the resource, but only one can gain control of the
resource at a time. If an access attempt fails due to contention, then that process waits for a ran-
dom amount of time before trying again. On subsequent failed attempts, the waiting time increases,
thereby reducing the probability of a collision and increasing the chance of successful resource
acquisition.
Backoff is used in many contexts, for example, network access (e.g., an Ethernet bus [154]),
wireless communication [2], transactional memory [119], and speculative-lock elision [171]. In
these and other applications of randomized backoff, the lengths of jobs fluctuate substantially. Most
theoretical analyses, however, assume unit-length jobs. In a transactional shared-memory system,
for example, jobs (transactions) can vary by four to five orders of magnitude [18]. In a wireless
network, jobs (packet transmissions) can vary by over three orders of magnitude. The job length
is proportional to both transmission length (in bits) and the transmission speed; the speed of the
transmitters alone varies considerably (e.g., from roughly 10Kb/s to 10OMb/s).
This chapter, representing joint work with Michael A. Bender and Seth Gilbert previously ap-
pearing in [45], gives the first theoretical analysis of randomized backoff when jobs have variable
sizes. This chapter analyzes a system consisting of jobs 1,..., n. Job i has size ti > 1, which
indicates that i must run for ti consecutive units of time in order to complete. Define the volume
of the jobs as V = En ti. Each job knows its own size, but does not know any other job size
or the number of other jobs. For simplicity, assume that ti is integral and that time is divided into
unit-sized time slots, but the analyses extend to the case of nonintegral sizes.
The jobs compete for access to a simple channel and have no other means of communication.
Whenever a job of size ti makes a run attempt, it must execute for the full ti consecutive timeslots.
If a job's run is uncontested, then the job completes successfully. If multiple jobs make overlapping
run attempts, then all attempts fail and the jobs must retry. A job i learns whether its run attempt
is successful only after the full ti time slots, not instantly when the collision occurs. A job gains
information only by making run attempts-there is no "listening" on the channel. No other infor-
mation (e.g., the number of jobs that made attempts in a time slot) is available to the job. (These
assumptions are roughly the worst case, in terms of information learned when a collision occurs.)
This chapter considers the batch problem (also called the control-tower problem [145] or
shopping-cart problem [94, 125]), where all jobs arrive at time 0. I present analyses of the worst-
case makespan, or maximum completion time among all jobs, of the protocols considered.
This chapter discusses windowed backoff protocols in which time is divided into a sequence of
windows (W1, W2, W3,.. .). A job makes at most one run attempt in any window. A job can make
a run attempt only if the window is larger than the job size. Even if a job does fit in a window, it may
choose not to make a run attempt. If the job does choose to execute, it randomly chooses a position
in the window such that there is sufficient time left for the job to execute fully within the window.
Contributions
Binary exponential backoff and generalizations. I begin by presenting results on binary ex-
ponential backoff. Since a single large job can slow down many small jobs, the performance for
heterogeneous job sizes is significantly worse than for unit-sized jobs. I show that it achieves a
makespan of V2e9 ( °7' r ) with error probability polynomially small in n. I next give a variant of
exponential backoff that backs off more slowly and yields a makespan of O(V log V) also with
error probability small in n. A key tool is a tight analysis of "fixed-window backoff," where all
windows have size E(V). These protocols achieve the specified makespan with error probability
polynomially small in the number of jobs.
Size-hashed backoff. The principal result in this chapter is a backoff protocol that achieves
makespan O(V log3 log V). The main technique is to group jobs by size. Roughly speaking, size-
hashed backoff "hashes" jobs based on their size to specific windows in which they can make run
attempts. An explicit construction, based on the modulo hash function results in a makespan of
O(V logV log 2 log V). Grouping the job sizes using specially designed "good" hash functions
yields a makespan of O(V log3 log V). I use the probabilistic method to show that such hash func-
tions exist. These protocols achieve the specified makespans with error probability polynomially
small in log V.
These results represent joint work with Michael A. Bender and Seth Gilbert, previously appear-
ing in [45].
Related work
The most closely related work is that of Gereb-Graus and Tsantilas [104] (see also [112]) and
Bender et al. [43]. Gereb-Graus and Tsantilas [104] show that for unit-size jobs in the batch set-
ting, there is a backoff-backon protocol (which is sometimes called "sawtooth") that achieves an
optimal makespan of O(n); a similar backoff-backon approach also appears in Greenberg and Leis-
erson [112] in the context of routing. Bender et al. [43] analyze fixed backoff, exponential backoff,
polynomial backoff, and optimal monotone backoff in the batch setting; they analyze exponential
backoff in an adversarial queuing-theory setting. For binary exponential backoff (Wi = 2i) with
unit-size jobs, they prove a makespan of E(n log n). (With variable-length jobs the situation is
quite different; see Theorems 5.3 and 5.4.) Batch arrivals have been considered by several other
authors [107, 108, 110, 111] with the goal of routing h-relations, involving multiple channels.
In the wireless-networking literature, this batch problem is known as the shopping-cart prob-
lem [94, 125] and models a shopping cart full of items with RFID tags passing through a sensor
all at the same time. Currently implemented protocols are far from achieving the linear makespan
described in [104,112].
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5.1 Traditional backoff with variable-sized jobs
This section analyzes classic backoff protocols. I first considerfixed backoff, where the window
size is fixed at E(V). (This models the case where an estimate of the volume is known in advance.)
I then turn to binary exponential backoff, where the window size repeatedly doubles, i.e., Wi+l =
2Wi. If a job fits in window, it makes a random run attempt. In both cases the makespan of these
strategies is worse for variable-size jobs than for unit-size jobs, with binary exponential backoff
significantly worse. I end by giving a faster monotone backoff strategy, whose performance matches
fixed backoff to within constant factors, even when the volume V is not known in advance.
Fixed-volume backoff
I first analyze the protocol FIXED-BACKOFFw, where the volume V of the jobs is known in ad-
vance. FIXED-BACKOFFW is the windowed protocol in which Wi = W = E(V), where W is the
(unchanging) window size throughout the protocol. I first show that FIXED-BACKOFFe(V) has the
following lower bound:
Theorem 5.1 Let W = (1 + E)V for any constant E E IR+ . There exists n sufficiently large such
that the makespan of FIXED-BACKOFFw is Q(W log n) with error probability polynomially small
in n.
Proof Suppose there is one large job of size n + 1 and n - 1 small jobs of size 1. Hence, the
total volume is V = 2n. This proof proceeds by calculating a lower bound on the number of rounds
it takes for all but E(log6 n) of the small jobs to complete, which is clearly a lower bound on the
number of rounds for all jobs to complete.
First, observe that as long as the big job is still around, the probability of a small job colliding
with the big job is (n+ 1)1W = (n+ 1)/(1+ E)V > 1/2(1+E), which is constant. Let b = 2(1 +),
simplifying this expression to 1/b. As long as the number of small jobs is larger than Q (log n), we
can apply a Chernoff bound to conclude that the number of small jobs does not decrease by more
than a constant factor in a round, with high probability.
Specifically, suppose that a round begins with X jobs and that X' jobs survive that round.
Then, we have E [X'] > X/b. Using Chernoff bounds, we have that Pr[X' < (1 - 6)X/b] is
superpolynomially small. Specifically, let 6 = 1/ In2 n. The error probability is largest when X
is smallest, which occurs at X = In6 n. Thus, we obtain Pr[X' < (1 - 6)X/b] < e-X6 2/2 b
-
I n
" n(1/ In2 n)2/2b = n- In n/2b
We want a lower bound on the number of rounds before we have fewer than In6 n jobs remain-
ing. Let d = b/(1 - 6). The number of rounds is therefore at least logd n - logd(ln 6 n). Since
log d n > logb n - 1, the number of rounds is at least log b n - log b (ln
6 n) - 1, as promised. Ol
I now give a matching upper bound for FIXED-BACKOFFw, when W > 3V.
Theorem 5.2 Let W = aV, for a > 3. Then the makespan of FIXED-BACKOFFw is O(W log n)
with error probability polynomially small in n.
Proof This proof shows that in each round, a constant fraction of the jobs complete. Consider a
given round r. Let n' be the number and V' be the volume of the jobs remaining in round r. Divide
these jobs into two classes: "large jobs" that are larger than twice the average remaining volume,
2V'/n', and "small jobs" that are at most size 2V'/n'.
By a simple counting argument at least half of the jobs are small. The goal now is to show that a
constant fraction of these small jobs complete in round r, and hence a constant fraction of all jobs.
Without loss of generality, assume that each of these small jobs has size exactly 2V'/n', increasing
the total volume by at most a factor of 3. This modification can only increase the makespan.
There are at most n'/2 big jobs. Each big job can cause conflicts while it is executing and for a
duration 2V'/n prior to starting. Therefore, the total time during which big jobs can cause conflicts
is V' + (n'/2)(2V'/n') = 2V'. The probability, then, that a particular small job does not collide
with any big job is at least V/W > 1/3. The probability that a small job does not collide with
another small job is at least 2V'/W > 2/3. Therefore, each small jobs completes with probability
at least 2/9. By a Chernoff bound, in each round a constant fraction of jobs complete with high
probability. Therefore, after O(log n) rounds, all jobs have completed. EO
There is a vast difference between fixed backoff in the variable-size and the unit-size case. If
all jobs are unit size, then the makespan is n Ig n ± O(n) with high probability [43]. Moreover,
the makespan improves when the window size dips slightly below the volume V = n, say to W =
3n/ lg lg Ig n. At this point the makespan attains its optimal value of O(n log log n/ log log log n) [43].
With variable-length jobs, the makespan grows arbitrarily large if W = V.
Exponential backoff
I next analyze binary exponential backoff with variable-size jobs. In binary exponential backoff,
Wi = 2', for i = 1, 2,..., and for any job j in the system, j must make a run attempt in window
Wi, as long as tj < Wi.
Theorem 5.3 Consider n jobs having total volume V running binary exponential backoff The
makespan is V20(/- Ogn) with error probability polynomially small in n (for sufficiently large n).
Proof The proof will proceed as follows. First, divide the jobs into classes of "small" and
"large" jobs. Next, argue that as the rounds increase, an increasingly larger fraction of the small
jobs complete with high probability. As the rounds increase, the small jobs will also make up
an increasingly large fraction of the total number of jobs, meaning that as the rounds increase an
increasing large fraction of the total jobs complete with high probability. Next, show that O(vi-)
rounds after the window size is W, there are only O(log n) remaining jobs. Then, switch to an
alternative argument to show that all these O(log n) stragglers complete in the next O(fv) rounds
with high probability.
Start considering windows when they are larger than the total volume V. Consider the ith
window of size Wi > 2iV. Let ni and Vi be the number of and total volume of the remaining jobs,
respectively. Consider all the jobs of size at most 2i/ 2Vi/ni, that is, jobs of size at most 2i/2 times
the average. By a simple counting argument, there are at least ni(1 - 1/2i/2) such jobs. The total
volume of the larger jobs is at most Vi < V.
Consider first the probability of a given small job colliding with a big job. Each big job can
cause a conflict with a small job while it is executing and for a duration of 2i/2V/ni prior to starting.
Thus, the total time that the big jobs can cause conflicts is at most Vi +ni (1/2i/2 )(2i/ 2 Vi/ni) < 2V.
Consequently, the probability that a small job collides with a large job is 1/2 i - 1.
Consider next the probability of a given small job colliding with other small jobs. Each small
job has size at most 2i/2V/ni, so a given small job can collide with a second small job if the first
small job begins during a time interval of at most 2i/2+1Vi/ni positions relative to the first. Thus,
the probability of two particular small jobs colliding is less than (2i/2+1l 2/ni)/Wi 1/ni2 i/ 2- 1.
Consequently, a particular small job has probability at most 1/ 2 i/2 - 1 of colliding with a small job.
Thus, the total probably that a small job collides is at most 1/2 i- 1 + 1/2i/2- 1 < 1/2i/2 - 2.
Hence, in expectation, at most a 1/ 2i/2- 2 fraction of small jobs do not complete in the ith window.
Since at most a 1/ 2i/2 fraction of jobs can be large, we can bound ni+1  5 2- i / 2 ni in expectation.
As long as E [ni+l] = Q(log n), applying Chemoff bounds implies that ni+1 is at most a constant
factor larger than its expectation, say ni+l < ni/2i/2- 3 with high probability, which means that
S i-= -j/2+3ni < n2 E i_
Once j = EO(VIg), there are at most O(log n) jobs remaining, and we switch to a different
strategy. At this point the window has size V2e(v' i, ). Now, the probability that any job survives
a round is at most V1gn/(V2e( v 9')) = lgn2- e( lN/i). (This is the case even if we blow up
each remaining job to size V, which is an upper bound.) The probability that a packet survives
an additional EO(vlIg ) rounds, is O (2 -e (lgn)), which is polynomially small in n. Therefore, the
probability that any remaining job survives that next E( /ign) rounds is also polynomially small in
n. The bounds on the makespan follow. El
I now give a lower bound on the performance of binary exponential backoff.
Theorem 5.4 There exists an instance of (c + 3)m In m + 1 jobs for which the makespan of expo-
nential backoff is Q(V2 V g /2) rounds with probability (1 - 1/mc), for any c > 1.
Proof. Consider an instance in which there is one large job of size n and (c + 3)n In n small jobs
of size 1, resulting in a total volume of V = (c + 3)n In n + n. There are two regimes, which we
analyze separately. While Wi < n, the small-window regime, only small jobs attempt to execute.
When Wi > n, the large-window regime, the large job also attempts to execute. We first show
that no job completes in the small-window regime with high probability, and then show that no job
completes during the first ( Jlogn) windows of the large-window regime with high probability.
First, consider some window Wi in the small-window regime. For some job j, the probability
of collision with some other job k is at least 1/n, since the windows are of size < n. Therefore, the
probability that j runs successfully is at most (1 - 1/n)(c+3)n Inn < 1/lnc+3 . Hence, the probability
of any job completing in window Wi is 1/n c+2. By a union bound over the first Ig n windows, the
probability of even one job completing is at most Ig n/n c+2 < 1/nc+ l.
Next, consider the first window Wi > n in the large-window regime, and assume that no small
jobs completed during the small-window regime. The goal now is to calculate the probability that a
small job j does not complete prior to window Wi+r, for some r > 0. When n < Wi _ 2n, the big
job occupies at least half of the window. Therefore, the probability that job j fails to complete in Wi
is at least 1/2. Similarly, the probability that job j fails to complete in window Wi+r, given that job
j has not completed in any smaller window, is at least 1/2r+1 . We thus conclude that the probabilityr-1 k rr l/ -2
that job j does not complete prior to window Wi+r is at least = 1/ 2 k = 2 -r(r-1)/2 > 2-2
Choose r = V/l-n. Then the probability that job j does not survive until window Wi+r is at least
1/n. Finally, let us calculate the probability that at least one of the (c + 3)n In n small jobs survives
for r rounds in the large-window regime: 1 - (1 - 1/n)(c+3)nlnn > 1 - (1/e)cln n > (1 - 1/nc).
Thus, with high probability, the makespan is at least n2' / .8
Finally, express n2 / - n in terms of V. We have V = (c + 3)nlnn + n < (c + 4)n In n <
(c + 4)n In V, implying that n > V/(c + 4) In V. With approximations, we obtain that n2 i 1  <
V2 0 9V/ 2. Thus, in the small-job regime, the probability that even one small job completes is
smaller than 1/nc+l; in the large job regime, the probability that all jobs complete before V2 -/2
is smaller than 1/n c+ 1. Hence, with probability at least 1 - 1/nc, the makespan is at least V 2 l/i - /2,
with probability at least 1 - 1/n c, as promised. Ol
Optimized exponential backoff
The following theorem states that a variant of exponential backoff chieves better performance by
backing off more slowly, nearly matching the performance of fixed backoff.
Theorem 5.5 There exists a parameter choice for exponential backoff achieving a makespan of
O(V log V) with error probability polynomially small in n.
Proof The idea is to double window sizes (as in exponential backoff) but only after repeating a
window of size W O(log W) times, allowing all jobs to complete when W is an accurate guess of
V. Thus, we effectively backoff by a factor of only 1 + O(1/ log V) (instead of a factor of 2 as
with binary exponential backoff). This algorithm matches the asymptotic performance of FIXED-
BACKOFFO(V). ]
5.2 Size-hashed backoff
This section describes more efficient backoff protocols that improve on the traditional ones analyzed
in Section 5.1. The main difficulty in dealing with different-sized jobs is that larger jobs are not
likely to succeed until enough of the smaller jobs complete. This fact is exploited in Theorem 5. 's
proof, where just one large job interferes with all the other jobs. The approach in this section
groups jobs by size so that jobs with different sizes cannot interfere with each other for too long.
In particular, we divide jobs into [ig V] job classes based on size. Jobs of size ti belong to the
([lg ti] + 1)th job class.
I first review a "backon" protocol for constant-sized jobs, which forms a subcomponent of our
new strategy. I then overview the general strategy for size-hashed backoff. Next, I discuss the
mapping "hash" functions (for which the protocol is named). I present the detailed protocol, called
size-hashed backoff, and two specific mapping functions resulting in specific instantiations of size-
hashed backoff. The first mapping yields a protocol with makespan O(V VI1J log2 log V). I then
show the existence of a mapping that achieves O(V log3 log V) makespan. Both of these versions
achieve the specified makespan with probability 1 - 1/ logc V for any constant c > 1 with a linear
dependence on c in the makespan.
Backon protocol for constant-sized jobs
A key component of size-hashed backoff is the DESCEND "backon" subprotocol. This DESCEND
protocol (i.e., the participating jobs) takes three parameters: (1) jclass, the job class, (2) W, the
window size, and (3) r, a number of repetitions. The DESCEND(jclass, W, r) subprotocol consists
of roughly O(r(log log W + log W)) windows, having total size O(rW). Specifically, it begins
with a window of size W. DESCEND then "backs on," reducing the size of each subsequent window
by a constant fraction, until reaching a window of size W/ log W. The size-W/ log W window is
then repeated O(log W) times. Thus, the total size of all windows is O(W) while decreasing by
a constant fraction, and O(log W -W/ log W) = O(W) when repeating the smallest window, for
total size O(W). To achieve higher probability of success, this entire process is repeated r times.
Suppose there are m jobs, all having the same size, with total volume V' < aW,for some
constant a, and that these jobs all begin DESCEND at the same time with window size W. Then, all
jobs finish during the DESCEND subprotocol with probability at least 1 - 1/2'. The main idea of
the analysis here is that once the window has size (WV'), then a constant fraction of the jobs should
complete. At this point, the protocol backs on, using windows that have smaller and smaller sizes.
.._l_._^lii.illiii i~-~~~--i^---~_l~i------l~~i~ii-----~ . . __. _.~__.__ ..-T~ii::-~-~---^-~~^~---IXil 1 .-..~-iii iii-iiii .iiri~-~liil--(i.~- ---.. X__ Illlll~-..~-i-~ ,._
A constant fraction of the jobs should complete in each of these smaller windows until reaching
the last window of size W/ log W. At this point, the remaining jobs should have total volume
O(W/ log W). The DESCEND protocol then essentially performs a FIXED-BACKOFFW/ log W for
log W windows, giving all the remaining jobs a good chance of completing. In particular, there is a
constant probability that all jobs complete. Repeating r times drives the probability up to 1 - 1/2'.
Since a close variant of DESCEND has been previously analyzed by Gereb-Graus and Tsanti-
las [ 104], I omit the proof here.
Overview of size-hashed backoff
As in exponential backoff, size-hashed backoff proceeds by repeated doubling on the estimated
volume. We refer to each iteration as a round. The algorithm completes in (or before) the first
round in which the estimated volume is sufficiently large (V' > V). Each round of the protocol
proceeds in phases. When the estimated volume is sufficiently large, in each phase the number of
nonempty job classes - those with jobs remaining - is reduced by a constant fraction.
In the first phase, each job class runs separately. That is, take a time interval of size O(rV),
where r = e(log log V) is a number of repetitions for the DESCEND protocol, and divide it into
Ig V size-E(rV/ log V) "buckets," one for each job class. Specifically, bucket i is designated for
the jobs in job class i (i.e., those jobs j with size 2i - 2 < tj < 2i-1). During the ith bucket, each
job in the ith job class runs the DESCEND subprotocol for time O(rV/ log V). If the volume in
the job class is small enough - specifically, O(V/ log V) - then that job class completes, i.e.,
becomes empty. Since the volume is distributed among various job classes, a constant fraction of
the job classes have small enough volume to complete. In particular, a simple counting argument
shows that at least 1/2 of the Ig V job classes have volume at most 2V/ Ig V. We conclude that after
O(rV) = O(V log log V) time, at least half the job classes are empty.
It would be ideal if, during a second phase, we could allocate buckets for only the nonempty
job classes. Since at least half the job classes are empty, we can, in principle, allocate half as many
buckets of twice the size and run DESCEND for each bucket. Once again, at least half of the job
classes have a small enough volume to complete. After Ig Ig V phases following this process, there
is a single nonempty job class in a E(rV)-size bucket, and hence this last job class completes. Since
each of the phases takes time O(V log log V), the resulting makespan is O(V log 2 log V).
The problem with this approach is that jobs have no a priori knowledge as to which job classes
become empty during a given phase, and they cannot observe this information. Surprisingly, we can
still resurrect the spirit of this idea.
Consider again the situation after the first phase, when an unknown half of the Ig V job classes
are empty. If we randomly choose two job classes from the entire set of Ig V, there is a 1/2 prob-
ability that exactly one of the two job classes is empty. Thus, if we assign two randomly chosen
job classes to each of the buckets, we expect half the buckets to contain exactly one non-empty job
class. Moreover, some fraction of these classes (in expectation) contain a volume that is now small
enough to complete (by a counting argument). Hence, in O(log log V) phases, all the job classes
complete.
This approach is also not feasible, as it involves coordination across entire job classes to choose
the same random bucket. The approach is, however, closer to the size-hashed protocol that we
describe later in the section.
To generalize, size-hashed backoff creates a deterministic mapping from Ig V job classes to a
set of fewer than Ig V buckets. Given any small set of nonempty job classes, the mapping has the
property that a constant fraction are assigned to their own bucket,' thus allowing them to complete
'This property is similar to the collision property of a hash function. It also appears to have close connections to
using DESCEND. To ensure this property, size-hashed backoff uses extra buckets, resulting in a
makespan of O(V log3 log V) for the fastest variant.
Mapping job classes to buckets
Here, I define the mapping problem more formally. We are given 7 objects X = {Xl, x2,... X7
and some integer m < r7. Consider a mapping F,, : X -+ p(B) of objects to subsets of buckets
B = {B1, B 2, .. }. For example, Fm,,(x ) = {B 1, B 7, B1 0o indicates that object xl maps to
buckets B 1, B 7, and B 10 .
A mapping is an a-good mapping, with 0 < a < 1, if for each size-m subsets Y C X, there
exists a size- am] subset of Y in which each object is assigned its own bucket. More formally, a
mapping is a-good if for any size-m subset Y, there exists a size- [am] subset Z C Y such that for
all elements z E Z, there exists some bucket b E Fm,,(z) such that no other object y E Y - {z}
maps to the same bucket b.
This "good mapping" property is exactly what we need for size-hashed backoff. In the backoff
setting, r7 = [lg V] is the number of job classes. In any phase, we have an estimate (specifically, an
upper bound) of the number m of nonempty job classes; we do not know, however, which classes
are nonempty. We want at least a constant fraction of them to end up assigned to their own buckets.
We can then ensure that a constant fraction of job classes complete. For example, if a phase has
buckets of size 2rV/m (i.e., at most m/2 job classes are "too big" to complete) and the mapping
is a 3/4-good mapping, then at least m/4 of the nonempty job classes must be small enough to
complete in a bucket and be mapped to a unique bucket.
The size-hashed backoff algorithm considers good mappings of a simplified form, making the
functions (slightly) easier to think about. Rather than having arbitrary functions from objects to
bucket sets, split the buckets into "collections" of consecutive buckets. Each object is mapped
to exactly one bucket in each collection. Construct the mapping Tm,7 as a sequence of functions
Fml = {(fm?7, fm72, ... fm,7sm } such that fmni : X -- B maps an object to a single bucket in
the ith collection. Define sm7 = Im, I to be the cardinality of the set of functions in the mapping
Fm,. Adding more functions to Fm, increases the chance of achieving a-goodness. Define rmoi to
be the range of, or the number of buckets used by, the function fmn7i.
Size-hashed protocol
I now give the protocol for size-hashed backoff in more detail, assuming an a-good mapping
Fm'n = {f m i}. Figure 5-1 gives pseudocode for the size-hashed protocol. I will argue that all
jobs eventually make successful run attempts with probability at least 1 - 1/ lgc V for any constant
c > 1. Since the makespan depends on the size and range of the mapping, however, I defer that
discussion to the particular variants later in the section.
Recall that size-hashed backoff executes in rounds (lines 3-18), and we repeatedly double the
estimated volume in each round (line 4). Each round is divided into phases (lines 7-17), and phases
are constructed so that a constant fraction of job classes should complete using the a-good mapping
Fm. Each phase is subdivided into subphases (lines 10-15) which correspond to each function
fmi in the mapping F,,, so each job class maps to exactly one bucket in each subphase. The
a-goodness property guarantees that at least am of the m nonempty job classes are assigned to
unique buckets. The buckets use the geometrically-decreasing DESCEND protocol to ensure that
jobs complete when (1) the buckets are large enough, and (2) ,mn assigns a unique bucket (line 14).
expanders, specifically lossless, bipartite expanders.
_I_
SIZE-HASHED-BACKOFF(ti) > ti is the job size of process i.
1 V' -- 1
2 jclass -- [lgti] + 1
3 repeat r> Each iteration is a round.
4 V' +- 2V'
5 r -- Ig V'
6 m - l t> m bounds the number of nonempty job classes.
7 repeat t> Each iteration is a phase.
8 wsize *- ciV'/m > Window size for DESCEND.
9 bsize -- c3 wsize Ig Ig V ' > Bucket for DESCEND iteration.
t> Smo is the number of functions in the mapping.
t> Iterate over subphases/functions.
10 for i +- 1 to sm
11 do > rmni is the number of buckets used by fmni.
> Iterate over buckets.
12 for bucket +- 1 to rmli
13 do if f m ni (jclass) = bucket
14 then DESCEND(jclass, wsize, C3 Ig Ig V')
15 else Wait bsize time.
16 m +- [m/c2J
17 until m = 0 > End loop over phases.
18 until job i executes > Ends the loop over rounds.
Figure 5-1: Pseudocode for the size-hashed backoff protocol, described form the perspective of a single job
with size ti.
Consider the ith phase, during which there should be (at most) m nonempty job classes remain-
ing. During this phase, the protocol creates smn subphases, where subphase j uses rmrj buckets of
size bsize = E(rV/m) (lines 8-9). Thus, the total length of the ith phase is Z ~7 rmj (rV/m).
To understand what these numbers mean, consider the "ideal" mapping in which each job knows
exactly which job classes are empty; in this case sm, = 1 and rmnl = m, giving a total phase
length of O(rV) = E(V log log V).
The following theorem states that SIZE-HASHED-BACKOFF completes all the jobs in Ig V +
0(1) rounds (i.e., when the window size is E(V)). I later analyze the length of each round - and
hence the makespan - in the context of the specific family of mappings F, which determines the
number of buckets.
Theorem 5.6 Suppose n jobs with volume V execute SIZE-HASHED-BACKOFF, beginning at the
same time. Suppose also that F is an a-good mapping for some constant a. If we set cl = 2/a,
c2 = 2/(2 - a), and c3 = c + 2, where cl, c2, c3 are the constants from the pseudocode, then all n
jobs complete before the (ig V + O(1))th round with probability at least 1 - 1/ lgc V, for any c > 1.
Proof This body of this proof proves the invariant that during the round with V < V' < 2V, m
is an upper bound on the number of nonempty job classes. There are initially at most r job classes
(since V' > V). Thus, setting m - Ig V' in line 6 satisfies the invariant at the start of the round.
We use induction over the phases to show that the invariant holds.
Since the total volume of jobs is V < V', there can be at most Lm/clJ job classes with volume
exceeding cl V'/m. These "large" job classes do not (necessarily) complete during the phase. Since
YT is an a-good mapping, at most m - [am] of the nonempty job classes do not end up in their
own bucket in any subphase in lines 10-15. These "colliding" job classes also do not (necessarily)
complete during the phase.
There are at most m - [am] + [m/clJ [m(1 - a + 1/cl)] large or colliding job classes.
As long as a > 1/Cl, then 0 < 1 - a + 1/cl < 1. If we set 1/cl = 1 - 1/c2 = a/2, then we have
1/c2 = 1 - a + 1/Cl, with c2 > 1. Thus, at most Lm/c2J job classes are large or colliding.
Consider a noncolliding, nonlarge job class. The DESCEND protocol guarantees that all jobs
in this job class complete during line 14 with probability at least 1 - 1/ lgC3 V' > 1 - 1/ lgc3 V.
Taking a union bound across all [lg V1 job classes gives probability at least 1 - 1/ lgc3- 1 V. Thus,
with this probability, at most [m/c 2] job classes survive the phase.
Taking a union bound across all E(lg Ig V) phases gives a success probability that is at least
1 - 1/ gc3- 2 V. We conclude by setting c3 = c + 2. O
We now provide two a-good mappings and analyze the resulting performance.
Analysis of a 1-good mapping
This section presents a 1-good mapping based on a simple modulo function, which results in a
makespan of E(V lviog log 2 log V) for size-hashed backoff.
Let g,,i be the identity function: gmni(xj) = j. (That is, the jth object maps to bucket j.)
Recall that each function gmni maps objects to exactly one bucket in collection i. By construction,
each collection contains 77 buckets. Let fmni(xj) = j (mod i). Here, the ith collection contains i
buckets. I now define a 1-good mapping, parameterized by a variable t (defined later), as follows:
F{gml} : if m > l/t{ fmi71, fm2,7 ... , fm (mog7 )} : ifm <r/t.
Lemma 5.7 The functions Fm, form a 1-good mapping.
Proof. If m > 7/t, then Y is the identity mapping, which is 1-good. Assume that m < y/t.
Consider any two objects xj # Xk E X. Consider C prime numbers pi, P2, .. ., Pc, each of which is
at least mr Ig 7, and suppose by contradiction they collide everywhere, i.e., fmp (Xi) = fmp, (xk)
for all £ E 1, 2, ... , C. Then, the difference between j and k must be divisble by each of these
prime numbers, and hence at least (m Ig 77)c. Choosing C > Ig 77/ Ig(m Ig 7r), which implies that
(m lg q)C > qj, yields a contradiction, since Ij - k can be at most r. Thus, xj and xk can collide
in at most C - 1 of the functions { fmp, }.
Recall that there are E(m log 77) functions fm,r,i. Thus for a sufficiently large constant in the
O-notation, there are at least mC = m lg / /g(m ig 77) functions fmni in which i is prime and
i > m lg 77. For a given set Y of size < m and a given object xj E Y, there must be one of the mC
functions in which xj does not collide with any of the < m objects in Y, implying that " is 1-good.
The following lemma calculates the running time of each round.
Lemma 5.8 The running time for a single round of size-hashed backoff with 1-good mapping F is
O(V' log V log2 log V').
Proof First, consider a phase corresponding to m > q/t nonempty job classes. Recall that in this
case, the number Sm, of collections 1 and the number rm,71 of buckets in a collection is 77. Thus, the
i 1I1~____^____1____~1Il(ii~.~-i. -_. j^il~,i--iiiil.-_: :~-~.ii=i~Fi-~-. i.
running time of the phase is rm,?,1 bsize = EO(rV' log log V'/m) (lines 8-9). Since m decreases
geometrically (by c.2 in each phase), the sum of running times of all phases with m > 7/t can be
bounded by the phase with minimum m, which is thus O(tV' log log V').
Consider next a phase where m < r /t. Then, the number smn of collections is O(m log r)
and the number rm,,i of buckets per collection is i. Thus, a phase completes in bsize Es rmrl =
bsize O(m 2 log 2 77) time. Substituting for bsize and r, we have O(V' log log V'm 2 log 2 T/m) =
O(mV' log3 log V'). Since m decreases geometrically, the sum of running times of all phases with
m < 7/lt can be bounded by the phase with maximum m, which is thus O(V' log V' log3 V'/t).
Thus, the total duration of a round is E(tV' log log V' + V' log V' log3 V'/t). Setting t =
Viojg V' log log V' yields a time of E(V'Vlog V' log2 log V'). L]
Theorem 5.6 shows that size-hashed backoff, when using this 1-good function, terminates in lg V +
0(1) rounds. Together with Lemma 5.8, we can conclude:
Corollary 5.9 Suppose that n jobs having total volume V begin executing size-hashed backoff
using the i-good mapping F, at the same time. Then, all n jobs make a successful run attempt in
time O(V /og V log 2 log V) with probability at least 1 - 1/ Igc V, for any c > 1 and sufficiently
large V. Ol
Analysis of a 1/2-good mapping
The final version of size-hashed backoff achieves a makespan of O(V log3 log V). This algorithm
relies on a more efficient a-good mapping, which I show exists using the probabilistic method. The
goal of this section is to prove the existence of a 1/2-good mapping where s,, = O(log log V) and
rmrqi = O(m), yielding as corollary of Theorem 5.6 a makespan of O(V log3 log V).
There are three log log V factors in the makespan. Two of these come from the general structure
of size-hashed backoff: there are O (log log V) phases reducing the number of nonempty job classes,
and DESCEND runs for O(log log V) windows. The third log log V factor arises from the number
sm, of functions.
I first present a preliminary "balls and bins" lemma, which will be used later to existence of an
appropriate 1/2-good mapping.
Lemma 5.10 Suppose there are m balls thrown uniformly at random into cm bins, for c > 15.
Then for some 0 < 5 < 1, the probability that fewer than m/2 bins have exactly one ball is < 6cm .
Proof Let p be the number of bins with at least one ball. We first show that Pr[p _ 3m/4] < cm.
First, we calculate the probability that p < i, for some particular 0 < i < m. Specifically, for each
subset of i bins, we calculate the probability that all m balls land in one of those i bins:
Pr[p < i]< (c--) m (cm) < ei (-) m - i
In particular, for i = 3m/4, we conclude that:
Pr[p < 3m/4] e3m/4' (3m/4 m/
4  ((3e 3 1/4c) Cm
Sme3 1/4, 4c
Choose 6 = 1/4c, and notice that for c > 15, J < 1, as required.
Next, when p bins have at least one ball, it is clear that at most m - p bins have at least two
balls. From this it follows that at least p - (m - p) = 2p - m bins have exactly one ball. Therefore,
with probability at least 1 - 6cm, p > 3m/4, implying that m/2 bins have exactly one ball. LO
I next show that there exist appropriate 1/2-good functions. This proof is merely existential, not
constructive.
Theorem 5.11 There exists a set of 1/2-good functions Ymn = {fmni } with range rm,,i = O(m)
and a number sm,7 of subphases of O(log rI).
Proof Show the existence of the functions {fmi} using the probabilistic method. For each r/
and m < 7, and for each i E [1, Sm], choose fmni at random: choose f,,ni (j), j < 7, uniformly at
random from the range [1, rmi]. The goal is to show that with probability strictly larger than 0, the
resulting family of functions is 1/2-good.
First, let us calculate for a fixed set Y of size at most m and a fixed i E [1...s,,], the
probability that fmni is 1/2-good. Think of each of the m values fmni (j), J E Y, as a ball that is
thrown uniformly at random into rm7i = E(m) bins. By Lemma 5.10, there exists some 6 < 1 such
that the probability that fewer than 1/2 the "balls" are in their own bin is at most Je(n)
The probability that for all i E [1, sm,,] 1/2-goodness is violated is, therefore, at most 60(m)sm, <
60(m ig 7), since each function i is selected independently.
Finally, let us compute the number of possible sets Y of size m. In particular, there are (m+)
(2) ways to distribute m possible jobs over 77 job classes. This expression reduces to:
< em2m lgq
Applying a union bound over the possible sets Y gives
Pr[.Fm7 is not 1/2-good] < 6e(mlg77)em2mlg
< 2 -E(mlg7Ig 1/6)+mlge+mlg 7
< 2-e(mlgn)+mg e
< 1
We conclude that with strictly positive probability, the randomly chosen Fmn is 1/2-good, and thus
a 1/2-good mapping with the desired properties exists. OE
I conclude this section by calculating the makespan as a corollary of Theorem 5.6:
Corollary 5.12 Suppose that n jobs having total volume V begin executing size-hashed backoff
at the same time. Suppose also that size-hashed backoff uses a 1/2-good mapping F with sizes
sm, = O(log rq) and ranges rm7i = O(m). Then, all n jobs make successful run attempts in time
O(V log 3 log V) with probability at least 1 - 1/ lgC Vfor any constant c > 1 and sufficiently large
V.
Proof By Theorem 5.6, all jobs complete by round Ig V + O(1) with appropriate probability.
Each phase in the round takes time bsize -'{ rm7 i = bsize O(m log 77). Substituting for bsize and
7 yields phase length O(V log2 log V). Summing over E(log log V) phases completes the proof. Ol
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5.3 Concluding remarks
This chapter studied randomized backoff protocols when jobs differ in size. I analyzed binary expo-
nential backoff and showed that it performs poorly, yielding makespan V2e( -o'- ) . A slower rate
of backoff achieves makespan E(V log V). The main result is the size-hashed backoff protocols,
where the backoff strategy depends on the job lengths. Size-hashed backoff (potentially) reduces
the makespan to only O(V log 3 log V).
These results raise many questions. First, what are the lower bounds? Is a linear makespan
possible? Next, on a simple channel jobs learn about contention only by making run attempts; what
if jobs can listen on the channel without running? Also, a job i learns that a run attempt has failed
only after the full ti time steps. What if jobs learn of failure as soon as a collision occurs, enabling
them to abort early? Can exponential backoff and its variants perform better?
This chapter considers the batch problem, where jobs arrive at time 0. Ultimately I hope to
understand the online problem, where jobs arrive over time. What can be proved for queuing-theory
arrivals? Are there reasonable worst-case models, similar to those in [43], that apply to backoff with
different-size jobs?
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Chapter 6
Parallel Sparse Matrix-Vector and
Matrix-Transpose-Vector Multiplication
Using Compressed Sparse Blocks
When multiplying a large n x n sparse matrix A having nnz nonzeros by a dense n-vector x, the
memory bandwidth for reading A can limit overall performance. Consequently, most algorithms to
compute Ax store A in a compressed format. One simple "tuple" representation stores each nonzero
of A as a triple consisting of its row index, its column index, and the nonzero value itself. This
representation, however, requires storing 2 nnz row and column indices, in addition to the nonzeros.
The current standard storage format for sparse matrices in scientific computing, compressed sparse
rows (CSR) [175], is more efficient, because it stores only n + nnz indices or pointers. This
reduction in storage of CSR compared with the tuple representation tends to result in faster serial
algorithms.
In the domain of parallel algorithms, however, CSR has its limitations. Although CSR lends
itself to a simple parallel algorithm for computing the matrix-vector product Ax, this storage format
does not admit an efficient parallel algorithm for computing the product ATx, where AT denotes
the transpose of the matrix A - or equivalently, for computing the product xTA of a row vector xT
by A. Although one could use compressed sparse columns (CSC) to compute ATz, many appli-
cations, including iterative linear system solvers such as biconjugate gradients and quasi-minimal
residual [175], require both Ax and ATx. One could transpose A explicitly, but computing the trans-
pose for either CSR or CSC formats is expensive. Moreover, since matrix-vector multiplication for
sparse matrices is generally limited by memory bandwidth, it is desirable to find a storage format
for which both Ax and ATx can be computed in parallel without performing more than nnz fetches
of nonzeros from the memory to compute either product.
This chapter presents a new storage format called compressed sparse blocks (CSB) for repre-
senting sparse matrices. Like CSR and CSC, the CSB format requires only n+ nnz words of storage
for indices. Because CSB does not favor rows over columns or vice versa, it admits efficient parallel
algorithms for computing either Ax or ATx, as well as for computing Ax when A is symmetric and
only half the matrix is actually stored. This chapter represents joint work with Aydin Bulug, Matteo
Frigo, John R. Gilbert, and Charles E. Leiserson, previously appearing in [160].
Previous work on parallel sparse matrix-vector multiplication has focused on reducing commu-
nication volume in a distributed-memory setting, often by using graph or hypergraph partitioning
techniques to find good data distributions for particular matrices ( [63, 193], for example). Good
partitions generally exist for matrices whose structures arise from numerical discretizations of par-
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Figure 6-1: Average performance of Ax and ATx operations on 13 different matrices from our benchmark
test suite. CSBSpMV and CSBSpMVT use compressed sparse blocks to perform Ax and ATx, respec-
tively. CSR_SpMV (Serial) and CSR_SpMV_T (Serial) use OSKI [195] and compressed sparse rows without
any matrix-specific optimizations. Star-P (y=Ax) and Star-P (y'=x'A) use Star-P [179], a parallel code based
on CSR. The experiments were run on a ccNUMA architecture powered by AMD Opteron 8214 (Santa Rosa)
processors.
tial differential equations in two or three spatial dimensions. Our work, by contrast, is motivated
by multicore and manycore architectures, in which parallelism and memory bandwidth are key re-
sources. Our algorithms are efficient in these measures for matrices with arbitrary nonzero structure.
Figure 6-1 presents an overall summary of achieved performance. The serial CSR implementa-
tion uses plain OSKI [195] without any matrix-specific optimizations. The graph shows the average
performance over all our test matrices except for the largest, which failed to run on Star-P [179]
due to memory constraints. The performance is measured in Mflops (Millions of FLoating-point
OPerationS) per second. Both Ax and ATx take 2 nnz flops. To measure performance, we di-
vide this value by the time it takes for the computation to complete. Section 6.6 provides detailed
performance results.
The remainder of this chapter is organized as follows. Section 6.1 discusses the limitations of the
CSR/CSC formats for parallelizing Ax and ATx calculations. Section 6.2 describes the CSB format
for sparse matrices. Section 6.3 presents the algorithms for computing Ax and ATx using the CSB
format, and Section 6.4 provides a theoretical analysis of their parallel performance. Section 6.5
describes the experimental setup we used, and Section 6.6 presents the results. Section 6.7 offers
some concluding remarks.
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CSRSPMV(A, x, y)
1 n + A. rows
2 for i +- 0 to n - 1 in parallel
3 do y[i] - 0
4 for k -- A. rowptr[i] to A. row_ptr[i + 1] - 1
5 do y[i] -- y[i] + A. val[k] - x[A. col_ind[k]]
Figure 6-2: Parallel procedure for computing y -- Ax, where the n x n matrix A is stored in CSR format.
6.1 Conventional storage formats
This section describes the CSR and CSC sparse-matrix storage formats and explores their limitations
when it comes to computing both Ax and ATx in parallel. We review the work/span formulation
of parallelism and show that performing Ax with CSR (or equivalently ATx with CSC) yields
ample parallelism. We consider various strategies for performing ATx in parallel with CSR (or
equivalently Ax with CSC) and why they are problematic.
The compressed sparse row (CSR) format stores the nonzeros (and ideally only the nonzeros) of
each matrix row in consecutive memory locations, and it stores an index to the first stored element
of each row. In one popular variant [85], CSR maintains one floating-point array val [nnz] and two
integer arrays, colind[nnz] and rowptr[n] to store the matrix A = (aij). The rowptr array
stores the index of each row in val. That is, if val[k] stores matrix element aij, then row_ptr[i] <
k < rowptr[i + 1]. The col_ind array stores the column indices of the elements in the val array.
That is, if val[k] stores matrix element aij, then col_ind[k] = j.
The compressed sparse column (CSC) format is analogous to CSR, except that the nonzeros of
each column, instead of row, are stored in contiguous memory locations. In other words, the CSC
format for A is obtained by storing AT in CSR format.
The earliest written description of CSR that we have been able to divine from the literature
is an unnamed "scheme" presented in Table 1 of the 1967 article [190] by Tinney and Walker,
although in 1963 Sato and Tinney [176] allude to what is probably CSR. Markowitz's seminal
paper [150] on sparse Gaussian elimination does not discuss data structures, but it is likely that
Markowitz used such a format as well. CSR and CSC have since become ubiquitous in sparse
matrix computation [77, 87, 89, 103, 106, 175].
The following lemma states the well-known bound on space used by the index data in the CSR
format (and hence the CSC format as well). By index data, we mean all data other than the nonzeros
- that is, the rowptr and colind arrays.
Lemma 6.1 The CSR format uses n Ig nnz + nnz lg n bits of index data for an n x n matrix.
For a CSR matrix A, computing y +- Ax in parallel is straightforward, as shown in Figure 6-2.
Procedure CSR_SPMV in the figure computes each element of the output array in parallel, and it
does not suffer from race conditions, because each parallel iteration i writes to a single location y[i]
which is not updated by any other iteration.
As in Chapters 2-3, we measure the complexity of this code, and other codes in this chapter, in
terms of work and span [72, Ch. 27]. The definitions are repeated again here for clarity:
* The work, denoted by T 1, is the running time on 1 processor.
* The span, denoted by Too, is running time on an infinite number of processors.
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CSRSPMV_T(A, x, y)
1 n +- A. cols
2 for i-- 0 to n- 1
3 do y[i] +- 0
4 for i <-- 0 ton - 1
5 do for k -- A. row_ptr[i] to A. rowptr[i + 1] - 1
6 do y[A. colind[k]] <- y[A. col_ind[k]] + A. val[k] - x[i]
Figure 6-3: Serial procedure for computing y <- ATx, where the n x n matrix A is stored in CSR format.
The parallelism of the algorithm is T 1/To, which corresponds to the maximum possible speedup
on any number of processors. Generally, if a machine has somewhat fewer processors than the
parallelism of an application, a good scheduler should be able to achieve linear speedup. Thus, for a
fixed amount of work, our goal is to achieve a sufficiently small span so that the parallelism exceeds
the number of processors by a reasonable margin.
The work of CSR_SPMV is O(nnz), assuming, as we shall, that nnz > n, because the body of
the outer loop starting in line 2 executes for n iterations, and the body of the inner loop starting in
line 4 executes for the number of nonzeros in the ith row, for a total of nnz times.
The span of CSRSPMV depends on the maximum number nr of nonzeros in any row of the
matrix A, since that number determines the worst-case time of any iteration of the loop in line 4.
The n iterations of the parallel loop in line 2 contribute O(lg n) to the span, assuming that loops are
implemented as binary recursion. Thus, the total span is O(nr + Ig n).
The parallelism is therefore O(nnz /(nr + Ig n)). In many common situations, we have nnz =
O(n), which we will assume for estimation purposes. The maximum number nr of nonzeros in
any row can vary considerably, however, from a constant, if all rows have an average number of
nonzeros, to n, if the matrix has a dense row. If nr = 0(1), then the parallelism is O(nnz / Ig n),
which is quite high for a matrix with a billion nonzeros. In particular, if we ignore constants for
the purpose of making a ballpark estimate, we have nnz / Ig n 109 /(lg 109) > 3 x 10 7 , which
is much larger than any number of processors one is likely to encounter in the near future. If
nr = 9(n), however, as is the case when there is even a single dense row, we have parallelism
O(nnz /n) = E(1), which limits scalability dramatically. Fortunately, we can parallelize the inner
loop (line 4) using divide-and-conquer recursion to compute the sparse inner product in lg(nr) span
without affecting the asymptotic work, thereby achieving parallelism 9(nnz / Ig n) in all cases.
Computing ATx serially can be accomplished by simply interchanging the row and column
indices [86], yielding the pseudocode shown in Figure 6-3. The work of procedure CSR_SPMV_T
is O(nnz), the same as CSR_SPMV.
Parallelizing CSRSPMV_T is not straightforward, however. We shall review several strategies
to see why it is problematic.
One idea is to parallelize the loops in lines 2 and 5, but this strategy yields minimal scalability.
First, the span of the procedure is O(n), due to the loop in line 4. Thus, the parallelism can be at
most O(nnz /n), which is a small constant in most common situations. Second, in any practical
system, the communication and synchronization overhead for executing a small loop in parallel is
much larger than the execution time of the few operations executed in line 6.
Another idea is to execute the loop in line 4 in parallel. Unfortunately, this strategy introduces
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race conditions in the read/modify/write to y [A. coind [k]] in line 6.1 These races can be addressed
in two ways, neither of which is satisfactory.
The first solution involves locking column colind [k] or using some other form of atomic up-
date.2 This solution is unsatisfactory because of the high overhead of the lock compared to the cost
of the update. Moreover, if A contains a dense column, then the contention on the lock is O(n),
which completely destroys any parallelism in the common case where nnz = O(n).
The second solution involves splitting the output array y into multiple arrays yp in a way that
avoids races, and then accumulating y +- Epyp at the end of the computation. For example, in
a system with P processors (or threads), one could postulate that processor p only operates on
array yp, thereby avoiding any races. This solution is unsatisfactory because the work becomes
E(nnz +Pn), where the last term comes from the need to initialize and accumulate P (dense)
length-n arrays. Thus, the parallel execution time is e((nnz +Pn)/P) = Q(n) no matter how
many processors are available.
A third idea for parallelizing ATx is to explicitly transpose the matrix and then CSR_SPMV.
Unfortunately, parallel transposition of a sparse matrix in CSR format is costly and encounters
exactly the same problems we are trying to avoid. Moreover, every element is accessed at least
twice: once for the transpose, and once for the multiplication. Since the calculation of a matrix-
vector product tends to be memory-bandwidth limited, this strategy is generally inferior to any
strategy that accesses each element only once.
Finally, of course, we could store the matrix AT in CSR format, that is, storing A in CSC format,
but then computing Ax becomes difficult.
To close this section, we should mention that if the matrix A is symmetric, so that only about
half the nonzeros need be stored - for example, those on or above the diagonal - then computing
Ax in parallel for CSR is also problematic. For this example, the elements below the diagonal are
visited in an inconvenient order, as if they were stored in CSC format.
6.2 The CSB storage format
This section describes the CSB storage format for sparse matrices and shows that it uses the same
amount of storage space as the CSR and CSC formats. We also compare CSB to other blocking
schemes.
For a given block-size parameter 3, CSB partitions the n x n matrix A into n 2 /0 2 equal-sized
p x 3 square blocks3
SAoo00 A 1  ... Ao,n/-1
AA = 10o All " • Al,n/-1
An/p-1, An/pl, .- " An/-_l,n/p-1
where the block Aij is the 13 x P submatrix of A containing elements falling in rows iP/, if +
1, ... , (i + 1),3 - 1 and columns jp, jp + 1, ... , (j + 1),3 - 1 of A. For simplicity of presentation,
we shall assume that 0 is an exact power of 2 and that it divides n; relaxing these assumptions is
straightforward.
'In fact, if nnz > n, then the "pigeonhole principle" guarantees that the program has at least one race condition.2No mainstream hardware supports atomic update of floating-point quantities, however.
3The CSB format may be easily extended to nonsquare n x m matrices. In this case, the blocks remain as square
,3 x P3 matrices, and there are nm/3 2 blocks.
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Many or most of the individual blocks Aij are hypersparse [62], meaning that the ratio of
nonzeros to matrix dimension is asymptotically 0. For example, if P = f and nnz = cn, the
average block has dimension \ and only c nonzeros. The space to store a block should therefore
depend only on its nonzero count, not on its dimension.
CSB represents a block Aij by compactly storing a triple for each nonzero, associating with
the nonzero data element a row and column index. In contrast to the column index stored for each
nonzero in CSR, the row and column indices lie within the submatrix Aij, and hence require fewer
bits. In particular, if 3 = V/-, then each index into Aij requires only half the bits of an index into A.
Since these blocks are stored contiguously in memory, CSB uses an auxiliary array of pointers to
locate the beginning of each block.
Specifically, CSB maintains a floating-point array val[nnz] and additionally three integer arrays
rowind[nnz], col_ind[nnz], and blkptr[n2/, 2]. We describe each of these arrays in turn.
The val array stores all the nonzeros of the matrix and is analogous to CSR's array of the same
name. The difference is that CSR stores rows contiguously, whereas CSB stores blocks contigu-
ously. Although each block must be contiguous, the ordering among blocks is flexible. Let f(i, j)
be the bijection from pairs of block indices to integers in the range 0, 1,..., n 2//32 - 1 that describes
the ordering among blocks. That is, f(i, j) < f(i', j') if and only if Aij appears before Aij, in val.
We discuss choices of ordering later in this section.
The rowind and colind arrays store the row and column indices, respectively, of the elements
in the val array. These indices are relative to the block containing the particular element, not the
entire matrix, and hence they range from 0 to 3 - 1. That is, if val[k] stores the matrix element
aip3+r,j3+c, which is located in the rth row and cth column of the block Aij, then rowind = r
and col_ind = c. As a practical matter, we can pack a corresponding pair of elements of row _ind
and colind into a single integer word of 2 lg 3 bits so that they make a single array of length nnz,
which is comparable to the storage needed by CSR for the col_ind array.
The blkptr array stores the index of each block in the val array, which is analogous to the
row_ptr array for CSR. If val[k] stores a matrix element falling in block Aij, then blk_ptr [f (i, j)] <
k < blkptr[f(i,j) + 1].
The following lemma states the storage used for indices in the CSB format.
Lemma 6.2 The CSB format uses (n2//32 ) Ig nnz +2 nnz Ig 3 bits of index data.
Proof Since the val array contains nnz elements, referencing an element requires lg nnz bits,
and hence the blkptr array uses (n 2 // 2 ) lg nnz bits of storage.
For each element in val, we use Ig 3 bits to represent the row index and g /3 bits to represent
the column index, requiring a total of nnz g /3 bits for each of rowind and col_ind. Adding the
space used by all three indexing arrays completes the proof. LO
To better understand the storage requirements of CSB, we present the following corollary for
/3 = /nI. In this case, both CSR (Lemma 6.1) and CSB use the same storage.
Corollary 6.3 The CSB format uses n lg nnz + nnz Ig n bits of index data when /3 = V. O
Thus far, we have not addressed the ordering of elements within each block or the ordering of
blocks. Within a block, we use a Z-Morton ordering [157], storing first all those elements in the
top-left quadrant, then the top-right, bottom-left, and finally bottom-right quadrants, using the same
layout recursively within each quadrant. In fact, these quadrants may be stored in any order, but the
recursive ordering is necessary for our algorithm to achieve good parallelism within a block.
The choice of storing the nonzeros within blocks in a recursive layout is opposite to the common
wisdom for storing dense matrices [90]. Although most compilers and architectures favor conven-
tional row/column ordering for optimal prefetching, the choice of layout within the block becomes
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less significant for sparse blocks as they already do not take full advantage of such features. More
importantly, a recursive ordering allows us to efficiently determine the four quadrants of a block
using binary search, which is crucial for parallelizing individual blocks.
Our algorithm and analysis do not, however, require any particular ordering among blocks. A
Z-Morton ordering (or any recursive ordering) seems desirable as it should get better performance
in practice by providing spatial locality, and it matches the ordering within a block. Computing the
function f(i, j), however, is simpler for a row-major or column-major ordering among blocks.
Comparison with other blocking methods
A blocked variant of CSR, called BCSR, has been used for improving register reuse [121]. In
BCSR, the sparse matrix is divided into small dense blocks that are stored in consecutive memory
locations. The pointers are maintained to the first block on each row of blocks. BCSR storage is
converse to CSB storage, because BCSR stores a sparse collection of dense blocks, whereas CSB
stores a dense collection of sparse blocks. We conjecture that it would be advantageous to apply
BCSR-style register blocking to each individual sparse block of CSB.
Nishtala et al. [162] have proposed a data structure similar to CSB in the context of cache
blocking. Our work differs from theirs in two ways. First, CSB is symmetric without favoring rows
over columns. Second, our algorithms and analysis for CSB are designed for parallelism instead
of cache performance. As shown in Section 6.4, CSB supports ample parallelism for algorithms
computing Ax and ATx, even on sparse and irregular matrices.
Blocking is also used in dense matrices. The Morton-hybrid layout [4, 143], for example,
uses a parameter equivalent to our parameter P for selecting the block size. Whereas in CSB we
store elements in a Morton ordering within blocks and an arbitrary ordering among blocks, the
Morton-hybrid layout stores elements in row-major order within blocks and a Morton ordering
among blocks. The Morton-hybrid layout is designed to take advantage of hardware and compiler
optimizations (within a block) while still exploiting the cache benefits of a recursive layout. Typi-
cally the block size is chosen to be 32 x 32, which is significantly smaller than the EO(v/-) block size
we propose for CSB. The Morton-hybrid layout, however, considers only dense matrices, for which
designing a matrix-vector multiplication algorithm with good parallelism is significantly easier.
6.3 Matrix-vector multiplication using CSB
This section describes a parallel algorithm for computing the sparse-matrix dense-vector product
y +- Ax, where A is stored in CSB format. This algorithm can be used equally well for computing
y -- ATx by switching the roles of row and column. We first give an overview of the algorithm and
then describe it in detail.
At a high level, the CSB.SPMV multiplication algorithm simply multiplies each "blockrow"
by the vector x in parallel, where the ith blockrow is the row of blocks (AioAil " * * Ai,n/-1).
Since each blockrow multiplication writes to a different portion of the output vector, this part of the
algorithm contains no races due to write conflicts.
If the nonzeros were guaranteed to be distributed evenly among block rows, then the simple
blockrow parallelism would yield an efficient algorithm with n/-way parallelism by simply per-
forming a serial multiplication for each blockrow. One cannot, in general, guarantee that distribution
of nonzeros will be so nice, however. In fact, sparse matrices in practice often include at least one
dense row containing roughly n nonzeros, whereas the number of nonzeros is only nnz , cn for
some small constant c. Thus, performing a serial multiplication for each blockrow yields no better
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CSE
1
2
3
4
5
6
7
8
_SPMV(A, x, y)
for i +- 0 to n/3 - 1 in parallel > For
do Initialize a dynamic array Ri
Ri [0] 0
count +- 0 > Count nonze
forj -- 0 to n/lp- 2
do count +- count + nnz(Aij)
if count+ nnz(Ai,j+l) > 9(o)
then > End the chunk, since the next block
> makes it too large.
append j to Ri t> Last b
count +- 0
append n/p - 1 to Ri
CSBBLOCKROWV(A, i, Ri, x, y[iP3.. (i + 1)p3 - 1])
each blockrow.
,roes in chunk.
lock in chunk.
Figure 6-4: Pseudocode for the matrix-vector multiplication y +- Ax. The procedure CSBBLOCKROWV
(pseudocode for which can be found in Figure 6-5) as called here multiplies the blockrow by the vector x and
writes the output into the appropriate region of the output vector y. The notation x [a.. b] means the subarray
of x starting at index a and ending at index b. The function nnz(Aij) is a shorthand for A. blk_ptr[f(i, j) +
1] - A. blkptr[f (i, j)], which calculates the number of nonzeros in the block Aij. For conciseness, we have
overloaded the EO() notation (in line 7) to mean "a constant times 3"; any constant suffices for the analysis,
and we use the constant 3 in our implementation.
than c-way parallelism.
To make the algorithm robust to matrices of arbitrary nonzero structure, we must parallelize the
blockrow multiplication when a blockrow contains "too many" nonzeros. This level of paralleliza-
tion requires care to avoid races, however, because two blocks in the same blockrow write to the
same region within the output vector. Specifically, when a blockrow contains Q(0) nonzeros, we re-
cursively divide it "in half," yielding two subblockrows, each containing roughly half the nonzeros.
Although each of these subblockrows can be multiplied in parallel, they may need to write to the
same region of the output vector. To avoid the races that might arise due to write conflicts between
the subblockrows, we allocate a temporary vector to store the result of one of the subblockrows
and allow the other subblockrow to use the output vector. After both subblockrow multiplications
complete, we serially add the temporary vector into the output vector.
To facilitate fast subblockrow divisions, we first partition the blockrow into "chunks" of con-
secutive blocks, each containing at most O(0) nonzeros (when possible) and Q(O) nonzeros on
average. The lower bound of Q(/3) will allow us to amortize the cost of writing to the length-3
temporary vector against the nonzeros in the chunk. By dividing a blockrow "in half," we mean
assigning to each subblockrow roughly half the chunks.
Figure 6-4 gives the top-level algorithm, performing each blockrow vector multiplication in
parallel. The "for... in parallel do" construct means that each iteration of the for loop may be
executed in parallel with the others. For each loop iteration, we partition the blockrow into chunks
in lines 2-11 and then call the blockrow multiplication in line 12. The array Ri stores the in-
dices of the last block in each chunk; specifically, the kth chunk, for k > 0, includes blocks
(Ai,Ri[k-1]+1Ai,R[k-1]+2 - --Ai,Ri[k]). A chunk consists of either a single block containing Q(P)
nonzeros, or it consists of many blocks containing O(3) nonzeros in total. To compute chunk
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13 if
14
15
16
17
18
19
20
21
22
LOCKROWV(A, i, R, x, y)
R. length = 2 > The subblockrow
then f- R[0] + 1 t> Leftm(
r R[1] t> Rightm
if ? = r
then t> The chunk is a single (dense) block.
start <- A. blkptr[f (i, e)]
end +- A. blkptr[f (i, £) + 1] - 1
CSBBLOCKV(A, start, end, 0, x, y)
else > The chunk is sparse.
multiply y +- (AieAi,e+l " Air)x serially
is a single chunk.
)st block in chunk.
ost block in chunk.
23 return
> Since the block row is "dense," split it in half.
24 mid +- [R. length /21 - 1 > Divide chur
> Calculate the dividing point in the input vector x.
25 xmid +- /. (R[mid] - R[0])
26 allocate a length-f3 temporary vector z, initialized to 0
27 in parallel
28 do CSB_BLOCKROWV(A,i,R[O.. mid],x[0..xmid -1], y)
29 do CSB_BLOCKROwV(A, i, R[mid.. R. length -1],
x[xmid . . x. length -1], z)
30 fork -- 0tooP-1
31 do y[k] *- y[k] + z[k]
iks in half.
Figure 6-5: Pseudocode for the subblockrow vector product y +- (Ai1Ai,e+l ... Air)X. The
in parallel do ... do ... construct indicates that all of the do code blocks may execute in parallel. The proce-
dure CSBBLOCKV (pseudocode for which can be found in Figure 6-6) calculates the product of the block
and the vector in parallel.
boundaries, just iterate over blocks (in lines 5-10) until enough nonzeros are accrued.
Figure 6-5 gives the parallel algorithm CSBBLOCKROWV for multiplying a blockrow by a
vector, writing the result into the length-3 vector y. In lines 24-31, the algorithm recursively di-
vides the blockrow such that each half receives roughly the same number of chunks. We find the
appropriate middles of the chunk array R and the input vector x in lines 24 and 25, respectively.
We then allocate a length-f temporary vector z (line 26) and perform the recursive multiplications
on each subblockrow in parallel (lines 27-29), having one of the recursive multiplications write its
output to z. When these recursive multiplications complete, we merge the outputs into the vector y
(lines 30-31).
The recursion bottoms out when the blockrow consists of a single chunk (lines 14-23). If this
chunk contains many blocks, it is guaranteed to contain at most O(0) nonzeros, which is sufficiently
sparse to perform the serial multiplication in line 22. If, on the other hand, the chunk is a single
block, it may contain as many as 32 a n nonzeros. A serial multiplication here, therefore, would
be the bottleneck in the algorithm. Instead, we perform the parallel block-vector multiplication
CSBBLOCKV in line 20.
If the blockrow recursion reaches a single block, we perform a parallel multiplication of the
block by the vector, given in Figure 6-6. The block-vector multiplication proceeds by recursively
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CSB_BLOCKV(A, start, end, dim, x, y)
> A. val[start . . end] is a dim x dim matrix M.
32 if end - start < O(dim)
33 then > Perform the serial computation y <-- y + Mx.
34 for k <-start to end
35 do y[A. rowind[k]] <-- y[A. row_ind[k]]
+A. val[k] zx[A. colind[k]]
36 return
37 > Recurse. Find the indices of the quadrants.
38 binary search start, start +1,..., end for the smallest s2
such that (A. rowind[s2] & dim /2) / 0
39 binary search start, start +1, ... , S2 - 1 for the smallest sl
such that (A. colind[sl] & dim /2) 0 0
40 binary search S2, s2 + 1,.... , end for the smallest ss3
such that (A. coind[s3] & dim /2) 0 0
41 in parallel
42 do CSBBLocKV(A, start, si - 1, dim /2, x, y) t> Moo.
43 do CSBBLOCKV(A, s83, end, dim /2, x, y) > M1l.
44 in parallel
45 do CSBBLOCKV(A, si, s2 - 1, dim /2, x, y) t> Mol.
46 do CSBBLOCKV(A, s2, s 3 - 1, dim /2, x, y) t> M 1o.
Figure 6-6: Pseudocode for the subblock-vector product y +- Mx, where M is the list of tuples stored
in A. val[start.. end], A. rowind[start. . end], and A. col_ind[start.. end], in recursive Z-Morton order.
The & operator is a bitwise AND of the two operands.
dividing the (sub)block M into quadrants Moo, Mol, MIo, and M 1 1 , each of which is conveniently
stored contiguously in the Z-Morton-ordered val, row _ind, and colind arrays between indices
start and end. We perform binary searches to find the appropriate dividing points in the array in
lines 38-40.
To understand the pseudocode, consider the search for the dividing point s2 between Mo0 Mo0 1
and M l oMl. For any recursively chosen dim x dim matrix M, the column indices and row indices
of all elements have the same leading Ig P - Ig dim bits. Moreover, for those elements in MooMol,
the next bit in the row index is a 0, whereas for those in elements in M 1 0 M1 1 , the next bit in the
row index is 1. The algorithm does a binary search for the point at which this bit flips. The cases
for the dividing point between Moo and Mol or Mo1 0 and M1 1 are similar, except that we focus on
the column index instead of the row index.
After dividing the matrix into quadrants, we execute the matrix products involving matrices
Moo and M 1 1 in parallel (lines 41-43), as they do not conflict on any outputs. After completing
these products, we execute the other two matrix products in parallel (lines 44-46).4 This procedure
resembles a standard parallel divide-and-conquer matrix multiplication, except that our base case
of serial multiplication starts at a matrix containing E(dim) nonzeros (lines 33-36). Note that
although we pass the full length-0 arrays x and y to each recursive call, the effective length of each
4The algorithm may instead do Moo and M1o in parallel followed by Mol and M1 in parallel without affecting the
performance analysis. Presenting the algorithm with two choices may yield better load balance.
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array is halved implicitly by partitioning M into quadrants. Passing the full arrays is a technical
detail required to properly compute array indices, as the indices A. rowind and A. col_ind store
offsets within the block.
The CSBSPMVT algorithm is identical to CSB_SPMV, except that we operate over block-
columns rather than blockrows.
6.4 Analysis
In this section, we prove that for an n x n matrix with nnz nonzeros, CSB_SPMV operates with
work O(nnz) and span O( lg n) when 0 = V, yielding a parallelism of (nnz /Vilg n). We
also provide bounds in terms of 3 and analyze the space usage.
We begin by analyzing block-vector multiplication.
Lemma 6.4 On a/3 x /3 block containing r nonzeros, CSB_BLOCKV runs with work e(r) and
span O(/3).
Proof The span for multiplying a dim x dim matrix can be described by the recurrence S (dim) =
2S(dim /2) + O(lg dim) = O(dim). The Ig dim term represents a loose upper bound on the cost
of the binary searches. In particular, the binary-search cost is O(lg z) for a submatrix containing z
nonzeros, and we have z < dim 2, and hence O(lg z) = O(lg dim), for a dim x dim matrix.
To calculate the work, consider the degree-4 tree of recursive procedure calls, and associate with
each node the work done by that procedure call. We say that a node in the tree has height h if it
corresponds to a 2h x 2 h subblock, i.e., if dim = 2h is the parameter passed into the corresponding
CSBBLOCKV call. Node heights are integers ranging from 0 to Ig P. Observe that each height-h
node corresponds to a distinct 2h x 2h subblock (although subblocks may overlap for nodes having
different heights). A height-h leaf node (serial base case) corresponds to a subblock containing at
most z = O(2h) nonzeros and has work linear in this number z of nonzeros. Summing across all
leaves, therefore, gives 0(r) work. A height-h internal node, on the other hand, corresponds to a
subblock containing at least z' = Q(2h) nonzeros (or else it would not recurse further and be a
leaf) and has work O(lg 2 h) = O(h) arising from the binary searches. There can thus be at most
O(r/2h) height-h internal nodes having total work O((r/2h)h). Summing across all heights gives
total work of -lg 3 O((r/2h)h) = r zE O0(h/2h) = O(r) for internal nodes. Combining the
work at internal nodes and leaf nodes gives total work O(r). O
The next lemma analyzes blockrow-vector multiplication.
Lemma 6.5 On a blockrow containing n/l3 blocks and r nonzeros, CSBBLOCKROWV runs with
work 8(r) and span O(3plg(n/3)).
Proof Consider a call to CSBBLOCKROWV on a row that is partitioned into C chunks, and let
W(C) denote the work. The work per recursive call on a multichunk subblockrow is dominated by
the O(/3) work of initializing a temporary vector z and adding the vector z into the output vector y.
The work for a CSB.BLOCKROWV on a single-chunk subblockrow is linear in the number of
nonzeros in the chunk. (We perform linear work either in line 22 or in line 20 - see Lemma 6.4 for
the work of line 20.) We can thus describe the work by the recurrence W(C) 5 2W( [C/21) + (/3)
with a base case of work linear in the nonzeros, which solves to W(C) = 0(Co + r) for C > 1.
When C = 1, we have W(C) = O(r), as we do not operate on the temporary vector z.
To bound work, it remains to bound the maximum number of chunks in a row. Notice that any
two consecutive chunks contain at least Q(/3) nonzeros. This fact follows from the way chunks
are chosen in lines 2-11: a chunk is terminated only if adding the next block to the chunk would
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increase the number of nonzeros to more than O(3). Thus, a blockrow consists of a single chunk
whenever r = O(P) and at most O(r//) chunks whenever r = (/3). Hence, the total work is
e(r).
We can describe the span of CSB_BLOCKROWV by the recurrence S(C) = S([C/21) +
O(3) = O(PlgC) + S(1). The base case involves either serially multiplying a single chunk
containing at most O(3) nonzeros in line 22, which has span O(3), or multiplying a single block
in parallel in line 20, which also has span O(3) from Lemma 6.4. We have, therefore, a span of
O(3 Ig C) = O(3 Ig(n/,3)), since C < n/P. [
We are now ready to analyze matrix-vector multiplication itself.
Theorem 6.6 On an nx n matrix containing nnz nonzeros, CSB_SPMV runs with work E(n 2/3 2+
nnz) and span O(3 lg(n/3) + n/,).
Proof For each blockrow, we add E (n/3) work and span for computing the chunks, which arise
from a serial scan of the n/p blocks in the blockrow. Thus, the total work is 0(n 2/3 2) in addition to
the work for multiplying the blockrows, which is linear in the number of nonzeros from Lemma 6.5.
The total span is O(lg(n/3)) to parallelize all the rows, plus O(n/3) per row to partition the
row into chunks, plus the O(P lg(n/3)) span per blockrow from Lemma 6.5. l
The following corollary gives the work and span bounds when we choose 3 to yield the same
space for the CSB storage format as for the CSR or CSC formats.
Corollary 6.7 On an n x n matrix containing nnz > n nonzeros, when choosing P = O( /),
CSB.SPMV runs with work 9(nnz) and span O( vlgn). CSBSPMV thus achieves a paral-
lelism of Q(nnz /JV Ig n). []
Since CSBSPMV_T is isomorphic to CSBSPMV, we obtain the following corollary.
Corollary 6.8 On an n x n matrix containing nnz > n nonzeros, when choosing P = E(Vn),
CSB_SPMV_T runs with work E(nnz) and span O( Vlgn). CSBSPMV_T thus achieves a
parallelism of Q2(nnz / /Tl g n). Ol
The work of our algorithm is dominated by the space of the temporary vectors z, and thus the
space usage on an infinite number of processors matches the work bound. When run on fewer
processors however, the space usage reduces drastically. We can analyze the space in terms of the
serialization of the program, which corresponds to the program obtained by removing all parallel
keywords.
Lemma 6.9 On an n x n matrix, by choosing 3 = O( V), the serialization of CSBSPMV re-
quires O(V lg n) space (not counting the storage for the matrix itself).
Proof The serialization executes one blockrow multiplication at a time. There are two space
overheads. First, we use O(n/3) = O(-n) space for the chunk array. Second, we use 0 space to
store the temporary vector z for each outstanding recursive call to CSB-BLOCKROWV. Since the
recursion depth is O(lg n), the total space becomes 0O(3 lg n) = O(V lg n). O
A typical work-stealing scheduler executes the program in a depth-first (serial) manner on each
processor. When a processor completes all its work, it "steals" work from a different processor,
beginning a depth-first execution from some unexecuted parallel branch. Although not all work-
stealing schedulers are space efficient, those maintaining the busy-leaves property [55] (e.g., as used
in the Cilk work-stealing scheduler [54]) are space efficient. The "busy-leaves" property roughly
says that if a procedure has begun (but not completed) executing, then there exists a processor
currently working on that procedure or one of its descendants procedures.
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Corollary 6.10 Suppose that a work-stealing scheduler with the busy-leaves property schedules an
execution of CSB_SPMV on an n x n matrix with the choice 0 = vn. Then, the execution requires
O(Pv Ig n) space.
Proof Combine Lemma 6.9 and Theorem 1 from [54]. Ol
The work overhead of our algorithm may be reduced by increasing the constants in the EO(3)
threshold in line 7. Specifically, increasing this threshold by a constant factor reduces the number
of reads and writes to temporaries by the same constant factor. As these temporaries constitute the
majority of the work overhead of the algorithm, doubling the threshold nearly halves the overhead.
Increasing the threshold, however, also increases the span by a constant factor, and so there is a
trade-off.
6.5 Experimental design
This section describes our implementation of the CSB_SPMV and CSB_SPMV_T algorithms, the
benchmark matrices we used to test the algorithms, the machines on which we ran our tests, and the
other codes with which we compared our algorithms.
Implementation
We parallelized our code using Cilk++ [69], which is a faithful extension of C++ for multicore and
shared-memory parallel programming. Cilk++ is based on the earlier MIT Cilk system [99], and it
employs dynamic load balancing and provably optimal task scheduling. The CSB code used for the
experiments is freely available for academic use at http : / /gaus s . cs .uc sb. edu/ -aydin/
software .html.
The row_ind and col_ind arrays of CSB, which store the row and column indices of each
nonzero within a block (i.e., the lower-order bits of the row and column indices within the matrix
A), are implemented as a single index array by concatenating the two values together. The higher-
order bits of rowind and col_ind are stored only implicitly, and are retrieved by referencing the
blk_ptr array.
The CSB blocks themselves are stored in row-major order, while the nonzeros within blocks are
in Z-Morton order. The row-major ordering among blocks may seem to break the overall symmetry
of CSB, but in practice it yields efficient handling of block indices for look-up in A. blk ptr by
permitting an easily computed look-up function f(i, j). The row-major ordering also allowed us to
count the nonzeros in a subblockrow more easily when computing y -- Ax. This optimization is not
symmetric, but interestingly, we achieved similar performance when computing y -- ATx, where
we must still aggregate the nonzeros in each block. In fact, in almost half the cases, computing ATx
was faster than Ax, depending on the matrix structure.
The Z-Morton ordering on nonzeros in each block is equivalent to first interleaving the bits of
row_ind and col_ind, and then sorting the nonzeros using these bit-interleaved values as the keys.
Thus, it is tempting to store the index array in a bit-interleaved fashion, thereby simplifying the bi-
nary searches in lines 38-40. Converting to and from bit-interleaved integers, however, is expensive
with current hardware support, 5 which would be necessary for the serial base case in lines 33-36.
Instead, the kth element of the index array is the concatenation of rowind[k] and colind[k], as
indicated earlier. This design choice of storing concatenated, instead of bit-interleaved, indices re-
quires either some care when performing the binary search (as presented in Figure 6-6) or implicitly
5Recent research [173] addresses these conversions.
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converting from the concatenated to interleaved format when making a binary-search comparison.
Our preliminary implementation does the latter, using a C++ function object for comparisons [183].
In practice, the overhead of performing these conversions is small, since the number of binary-search
steps is small.
Performing the actual address calculation and determining the pointers to x and y vectors are
done by masking and bit-shifting. The bitmasks are determined dynamically by the CSB constructor
depending on the input matrix and the data type used for storing matrix indices. Our library allows
any data type to be used for matrix indices and handles any type of matrix dynamically. For the
results presented in Section 6.6, nonzero values are represented as double-precision floating-point
numbers, and indices are represented as 32-bit unsigned integers. Finally, as our library aims to
be general instead of matrix specific, we did not employ speculative low-level optimizations such
as software prefetching, pipelining, or matrix-specific optimizations such as index and/or value
compression [134, 201], but we believe that CSB and our algorithms should not adversely affect
incorporation of these approaches.
Choosing the block size 3
We investigated different strategies to choose the block size that achieves the best performance. For
the types of loads we ran, we found that a block size slightly larger than r delivers reasonable
performance. Figure 6-7 shows the effect of different blocksizes on the performance of the y -- Ax
operation with the representative matrix Kktpower. The closest exact power of 2 to " is 1024,
which turns out to be slightly suboptimal. In our experiments, the overall best performance was
achieved when 3 satisfies the equation [lg V] lg P < 3 + [lg v/-.
Merely setting P to a hard-coded value, however, is not robust for various reasons. First, the
elements stored in the index array should use the same data type as that used for matrix indices.
Specifically, the integer 3 - 1 should fit in 2 bytes so that a concatenated row-_ind and colind
fit into 4 bytes. Second, the length-3 regions of the input vector x and output vector y (which are
accessed when multiplying a single block) should comfortably fit into L2 cache. Finally, to ensure
speedup on matrices with evenly distributed nonzeros, there should be enough parallel slackness for
the parallelization across blockrows (i.e., the highest level parallelism). Specifically, when P grows
large, the parallelism is roughly bounded by O(nnz /( lg(n/P))) (by dividing the work and span
from Theorem 6.6). Thus, we want nnz /(3 lg(n/)) to be "large enough," which means limiting
the maximum magnitude of 3.
We adjusted our CSB constructor, therefore, to automatically select a reasonable block-size
parameter p. It starts with 3 = 3 + [lg Vj and keeps decreasing it until the aforementioned
constraints are satisfied. Although a research opportunity may exist to autotune the optimal block
size with respect to a specific matrix and architecture, in most test matrices, choosing P3 =-
degraded performance by at most 10%-15%. The optimal / value barely shifts along the x-axis
when running on different numbers of processors and is quite stable overall.
An optimization heuristic for structured matrices
Even though CSB_SPMV and CSB_SPMV_T are robust and exhibit plenty of parallelism on
most matrices, their practical performance can be improved on some sparse matrices having reg-
ular structure. In particular, a block diagonal matrix with equally sized blocks has nonzeros that
are evenly distributed across blockrows. In this case, a simple algorithm based on blockrow par-
allelism would suffice in place of the more complicated recursive method from CSBJBLOCKV.
This divide-and-conquer within blockrows incurs overhead that might unnecessarily degrade per-
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Figure 6-7: The effect of block size parameter P on SpMV performance using the Kktpower matrix. For
values 3 > 32768 and 0 < 32, the experiment failed to finish due to memory limitations. The experiment
was conducted on the AMD Opteron.
formance. Thus, when the nonzeros are evenly distributed across the blockrows, our implementation
of the top-level algorithm (given in Figure 6-4) calls the serial multiplication in line 12 instead of
the CSB_BLOCKROWV procedure.
To see whether a given matrix is amenable to the optimization, we apply the following "balance"
heuristic. We calculate the imbalance among blockrows (or blockcolumns in the case of y <-
ATX) and apply the optimization only when no blocks have more than twice the average number of
nonzeros per blockrow. In other words, if max(nnz(Ai)) < 2 -mean(nnz(Ai)), then the matrix is
considered to have balanced blockrows and the optimization is applied. Of course, this optimization
is not the only way to achieve a performance boost on structured matrices.
Optimization of temporary vectors
One of the most significant overheads of our algorithm is the use of temporary vectors to store inter-
mediate results when parallelizing a blockrow multiplication in CSB_BLOCKRowV. The "balance"
heuristic above is one way of reducing this overhead when the nonzeros in the matrix are evenly dis-
tributed. For arbitrary matrices, however, we can still reduce the overhead in practice. In particular,
we only need to allocate the temporary vector z (in line 26) if both of the subsequent multiplica-
tions (lines 27-29) are scheduled in parallel. If the first recursive call completes before the second
recursive call begins, then we instead write directly into the output vector for both recursive calls.
In other words, when a blockrow multiplication is scheduled serially, the multiplication procedure
detects this fact and mimics a normal serial execution, without the use of temporary vectors. Our
implementation exploits an undocumented feature of Cilk++ to test whether the first call has com-
pleted before making the second recursive call, and we allocate the temporary as appropriate. This
test may also be implemented using Cilk++ reducers [97].
Sparse-matrix test suite
We conducted experiments on a diverse set of sparse matrices from real applications including
circuit simulation, finite-element computations, linear programming, and web-connectivity analysis.
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Name Dimensions CSC (mean/max) Name Dimensions CSC (mean/max)
Description Spy Plot Nonzeros CSB (mean/max) Description Spy Plot Nonzeros CSB (mean/max)
Asic320k 321K x 321K 6.0/ 157K Rajat31 4.69M x 4.69M 4.3 / 1.2K
circuit simulation ; J 1, 931K 4.9 /2.3K circuit simulation 20.31M 3.9 / 8.7K
Sme3Dc 42K x 42K 73.3 /405 Ldoor 952K x 952K 44.6/ 77
3D structural 3,148K 111.6 / 1368 structural prob. 42.49M .49.1 / 43,872
mechanics
Parabolic-fem 525K x 525K 7.0 / 7 Bone010 986K x 986K 48.5 / 63
diff-convection 3,674K 3.5 / 1,534 3D trabecular bone 47.85M 51.5 / 18,670
reaction
Mittelmann 1, 468K x 1, 961K 2.7/ 7 Grid3D200 8M x 8M 6.97/7
LP problem 5,382K 2.0 / 3,713 3D 7-point 55.7M 3.7 / 9,818
finite-diff mesh
Rucci 1, 977K x 109K 70.9 / 108 RMat23 8.4M x 8.4M 9.4 / 70.3K
Ill-conditioned 7, 791K 9.4 / 36 Real-world 78.7M 4.7 / 222.1K
least-squares graph model
Torso 116K x 116K 73.3 / 1.2K Cagel5 5.15M x 5.15M 19.2 / 47
Finite diff, 8,516K 41.3 / 36.6K DNA electrophoresis 99.2M 15.6 / 39, 712
2D model of torso
Kkt_power 2.06M x 2.06M 6.2 / 90 Webbase2001 118M x 118M 8.6 / 816K
optimal power flow, 12.77M 3.1 / 1,840 Web connectivity 1, 019M 4.9 / 2, 375K
nonlinear opt.
Figure 6-8: Structural information on the sparse matrices used in our experiments, ordered by increasing
number of nonzeros. The first ten matrices and Cagel5 are from the University of Florida sparse matrix
collection [76]. Grid3D200 is a 7-point finite difference mesh generated using the Matlab Mesh Partitioning
and Graph Separator Toolbox [105]. The RMat23 matrix [140], which models scale-free graphs, is generated
by using repeated Kronecker products [29]. We chose parameters A = 0.7, B = C = D = 0.1 for RMat23 in
order to generate skewed matrices. Webbase2001 is a crawl of the World Wide Web from the year 2001 [66].
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These matrices not only cover a wide range of applications, but they also greatly vary in size, density,
and structure. The test suite contains both rectangular and square matrices. Almost half of the square
matrices are asymmetric. Figure 6-8 summarizes the 14 test matrices.
Included in Figure 6-8 is the load imbalance that is likely to occur for an SpMV algorithm
parallelized with respect to columns (CSC) and blocks (CSB). In the last column, the average (mean)
and the maximum number of nonzeros among columns (first line) and blocks (second line) are
shown for each matrix. The sparsity of matrices can be quantified by the average number of nonzeros
per column, which is equivalent to the mean of CSC. The sparsest matrix (Rajat31) has 4.3 nonzeros
per column on the average while the densest matrix has about 73 nonzeros per column (Sme3Dc
and Torso). For CSB, the reported mean/max values are obtained by setting the block dimension 3
to be approximately vnl, so that they are comparable with statistics from CSC.
Architectures and comparisons
We ran our experiments on three multicore superscalar architectures. Opteron is a ccNUMA archi-
tecture powered by AMD Opteron 8214 (Santa Rosa) processors clocked at 2.2 GHz. Each core of
Opteron has a private 1 MB L2 cache, and each socket has its own integrated memory controller.
Although it is an 8-socket dual-core system, we only experimented with up to 8 processors. Harper-
town is a dual-socket quad-core system running two Intel Xeon X5460's, each clocked at 3.16 GHz.
Each socket has 12 MB of L2 cache, shared among four cores, and a front-side bus (FSB) running
at 1333 MHz. Nehalem is a single-socket quad-core Intel Core i7 920 processor. Like Opteron,
Nehalem has an integrated memory controller. Each core is clocked at 2.66 GHz and has a private
256 KB L2 cache. The four cores share an 8 MB L3 cache.
While Opteron has 64 GB of RAM, Harpertown and Nehalem have only 8 GB and 6 GB, re-
spectively, which forced us to exclude our biggest test matrix (Webbase2001) from our runs on Intel
architectures. We compiled our code using gcc 4. 1 on Opteron and Harpertown and with gcc
4.3 on Nehalem, all with optimization flags -02 -fno-rtti -fno-exceptions.
To evaluate our code on a single core, we compared its performance with "pure" OSKI matrix-
vector multiplication [195] running on one processor of Opteron. We did not enable OSKI's pre-
processing step, which chooses blockings for cache and register usage that are tuned to a specific
matrix. We conjecture that such matrix-specific tuning techniques can be combined advantageously
with our CSB data structure and parallel algorithms.
To compare with a parallel code, we used the matrix-vector multiplication of Star-P [179] run-
ning on Opteron. Star-P is a distributed-memory code that uses CSR to represent sparse matrices
and distributes matrices to processor memories by equal-sized blocks of rows.
6.6 Experimental results
Figures 6-9 and 6-10 show how CSB_SPMV and CSB_SPMV_T, respectively, scale for the seven
smaller matrices on Opteron, and Figures 6-11 and 6-12 show similar results for the seven larger
matrices. In most cases, the two codes show virtually identical performance, confirming that the
CSB data structure and algorithms are equally suitable for both operations. In all the parallel scaling
graphs, only the values p = 1, 2, 4, 8 are reported. They should be interpreted as performance
achievable by doubling the number of cores instead of as the exact performance on p threads (e.g.,
p = 8 is the best performance achieved for 5 < p < 8).
In general, we observed better speedups for larger problems. For example, the average speedup
of CSB SPMV for the first seven matrices was 2.75 on 8 processors, whereas it was 3.03 for the sec-
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Figure 6-9: CSBSPMV performance on Opteron (smaller matrices).
ond set of seven matrices with more nonzeros. Figure 6-13 summarizes these results. The speedups
are relative to the CSB code running on a single processor, which Figure 6-1 shows is competitive
with serial CSR codes. In another study [202] on the same Opteron architecture, multicore-specific
parallelization of the CSR code for 4 cores achieved comparable speedup to what we report here,
albeit on a slightly different sparse-matrix test suite. That study does not consider the y +- ATx
operation, however, which is difficult to parallelize with CSR but which achieves the same perfor-
mance as y +- Ax when using CSB.
For CSB_SPMV on 4 processors, CSB reached its highest speedup of 2.80 on the RMat23 ma-
trix, showing that this algorithm is robust even on a matrix with highly irregular nonzero structure.
On 8 processors, CSB_SPMV reached its maximum speedup of 3.93 on the Webbase2001 matrix,
indicating the code's ability to handle very large matrices without sacrificing parallel scalability.
Sublinear speedup occurs only after the memory-system bandwidth becomes the bottleneck.
This bottleneck occurs at different numbers of cores for different matrices. In most cases, we
observed nearly linear speedup up to 4 cores. Although the speedup is sublinear beyond 4 cores,
in every case (except CSBSPMV on Mittelmann), we see some performance improvement going
from 4 to 8 cores on Opteron. Sublinear speedup of SpMV on superscalar multicore architectures
has been noted by others as well [202].
We conducted an additional experiment to verify that performance was limited by the memory-
system bandwidth, not by lack of parallelism. We repeated each scalar multiply-add operation of the
form y <- yi + Aijxj a fixed number t of times. Although the resulting code computes y +- tAx,
we ensured that the compiler did not optimize away any multiply-add operations. Setting t = 10
did not affect the timings significantly-flops are indeed essentially free-but, for t = 100, we
saw almost perfect linear speedup up to 16 cores, as shown in Figure 6-14. We performed this
experiment with Asic320k, the smallest matrix in the test suite, which should exhibit the least
parallelism. Asic320k is also irregular in structure, which means that our balance heuristic does
not apply. Nevertheless, CSB_SPMV scaled almost perfectly given enough flops per byte.
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Figure 6-10: CSBSPMV_T performance on Opteron (smaller matrices).
The parallel performance of CSB_SPMV and CSB_SPMVT is generally not affected by highly
uneven row and column nonzero counts. The highly skewed matrices RMat23 and Webbase2001
achieved speedups as good as for matrices with flat row and column counts. An unusual case is the
Torso matrix, where both CSB_SPMV and CSBSPMV_T were actually slower on 2 processors
than serially. This slowdown does not, however, mark a plateau in performance, since Torso speeds
up as we add more than 2 processors. We believe this behavior occurs because the overhead of intra-
block parallelization is not amortized for 2 processors. Torso requires a large number of intrablock
parallelization calls, because it is unusually irregular and dense.
Figure 6-15 shows the performance of CSB_SPMV on Harpertown for a subset of test ma-
trices. We do not report performance for CSBSPMV_T, as it was consistently close to that of
CSB_SPMV. The performance on this platform levels off beyond 4 processors for most matrices.
Indeed, the average Mflops/sec on 8 processors is only 3.5% higher than on 4 processors. We be-
lieve this plateau results from insufficient memory bandwidth. The continued speedup on Opteron
is due to its higher ratio of memory bandwidth (bytes) to peak performance (flops) per second.
Figure 6-16 summarizes the performance results of CSB_SPMV for the same subset of test
matrices on Nehalem. Despite having only 4 physical cores, for most matrices, Nehalem achieved
scaling up to 8 threads thanks to hyperthreading. Running 8 threads was necessary to utilize the
processor fully, because hyperthreading fills the pipeline more effectively. We observed that the
improvement from oversubscribing is not monotonic, however, because running more threads re-
duces the effective cache size available to each thread. Nehalem's point-to-point interconnect is
faster than Opteron's (a generation old Hypertransport 1.0), which explains its better speedup val-
ues when comparing the 4-core performance of both architectures. Its raw performance is also
impressive, beating both Opteron and Harpertown by large margins.
To determine CSB's competitiveness with a conventional CSR code, we compared the per-
formance of the CSB serial code with plain OSKI using no matrix-specific optimizations such as
register or cache blocking. Figures 6-17 and 6-18 present the results of the comparison. As can be
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Figure 6-11: CSB_SPMV performance on Opteron (larger matrices).
seen from the figures, CSB achieves similar serial performance to CSR.
In general, CSR seems to perform best on banded matrices, all of whose nonzeros are located
near the main diagonal. (The maximum distance of any nonzero from the diagonal is called the
matrix's bandwidth, not to be confused with memory bandwidth.) If the matrix is banded, memory
accesses to the input vector z tend to be regular and thus favorable to cacheline reuse and automatic
prefetching. Strategies for reducing the bandwidth of a sparse matrix by permuting its rows and
columns have been studied extensively (see [74,191], for example). Many matrices, however, cannot
be permuted to have low bandwidth. For matrices with scattered nonzeros, CSB outperforms CSR,
because CSR incurs many cache misses when accessing the x vector. An example of this effect
occurs for the RMat23 matrix, where the CSB implementation is almost twice as fast as CSR.
Figure 6-19 compares the parallel performance of the CSB algorithms with Star-P. Star-P's
blockrow data distribution does not afford any flexibility for load-balancing across processors. Load
balance is not an issue for matrices with nearly flat row counts, including finite-element and finite-
difference matrices, such as Grid3D200. Load balance does become an issue for skewed matrices
such as RMat23, however. Our performance results confirm this effect. CSB_SPMV is about 500%
faster than Star-P's SpMV routine for RMat23 on 8 cores. Moreover, for any number of processors,
CSB_SPMV runs faster for all the matrices we tested, including the structured ones.
6.7 CSB Discussion
Compressed sparse blocks allow parallel operations on sparse matrices to proceed either row-wise
or column-wise with equal facility. We have demonstrated the efficacy of the CSB storage format
for SpMV calculations on a sparse matrix or its transpose. It remains to be seen, however, whether
the CSB format is limited to SpMV calculations or if it can also be effective in enabling parallel
algorithms for multiplying two sparse matrices, performing LU-, LUP-, and related decomposi-
tions, linear programming, and a host of other problems for which serial sparse-matrix algorithms
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Figure 6-12: CSB_SPM V_T performance on Opteron (larger matrices).
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Figure 6-13: Average speedup results for relatively smaller (1-7) and larger (8-14) matrices. These experi-
ments were conducted on Opteron.
currently use the CSC and CSR storage formats.
The CSB format readily enables parallel SpMV calculations on a symmetric matrix where only
half the matrix is stored, but we were unable to attain one optimization that serial codes exploit in
this situation. In a typical serial code that computes y +-- Ax, where A = (aij) is a symmetric
matrix, when a processor fetches aij = aji out of memory to perform the update yi +- yi + aijxj,
it can also perform the update yj +- yj + aijxi at the same time. This strategy halves the memory
bandwidth compared to executing CSBSPMV on the matrix, where aij = aji is fetched twice. It
remains an open problem whether the 50% savings in storage for sparse matrices can be coupled
with a 50% savings in memory bandwidth, which is an important factor of 2, since it appears that
the bandwidth between multicore chips and DRAM will scale more slowly than core count.
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Figure 6-19: Performance comparison of parallel CSB_SPMV with Star-P, which is a parallel-dialect of
Matlab. The vertical axis shows the performance ratio of CSB_SPMV to Star-P. A direct comparison of
CSB_SPMV_T with Star-P was not possible, because Star-P does not natively support multiplying the trans-
pose of a sparse matrix by a vector.
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Chapter 7
Introduction to Cache-Oblivious
Dictionaries
For over three decades, the B-tree [30,70] has been the data structure of choice for maintaining
searchable, ordered data on disk. Traditional B-trees are effective in a large part because they
minimize the number of blocks accessed during a search. Specifically, for block size B, an N-node
B-tree supports searches, insertions, and deletions in O(logB N) block transfers and scans of L
consecutive elements in 0(1 + L/B) transfers. B-trees are designed to achieve good data locality
at only one level of the memory hierarchy and for one fixed block size.
In contrast, cache-oblivious (CO) B-trees attain near-optimal memory performance at all levels
of the memory hierarchy and for all block sizes (e.g., [34, 35, 37, 41, 60]). A CO B-tree performs
a search operation with O(logB N) cache misses for all possible block sizes simultaneously, even
when the block size is unknown. In a complex memory hierarchy consisting of many levels of
cache, the CO B-tree minimizes the number of memory transfers between each adjacent cache
level. Thus CO B-trees perform near optimally in theory, and experiments have shown promise of
outperforming traditional B-trees [38, 128].
Chapters 8-10 describe various cache-oblivious dynamic dictionaries. A dynamic dictionary
is a data structure that supports insertions, deletions, and predecessor queries. When the cache-
oblivious dictionary achieves bounds resembling those of the B-tree, we call it a CO B-tree. Chap-
ter 8 investigates adding concurrency to cache-oblivious B-trees and Chapters 9 and 10 introduce
cache-oblivious dictionaries that have better insertion/deletion cost than CO B-trees.
Model
Most modern computers have a multilevel memory hierarchy, consisting of many levels, each acting
as a cache for the next. For example, a typical architecture may have registers, level 1 cache, level
2 cache, memory, and disk. Each of these levels has an access cost that may be one or more orders
of magnitude less than that of the next. When algorithms operate on large data sets, the cost of
memory accesses may dominate the cost incurred by processor operations, and hence a standard
RAM model [71, Section 2.2] may not accurately model the performance of the algorithm.
To model the cost of memory access more accurately, Aggarwal and Vitter [6] proposed the I/O
model, which assumes a two-level memory hierarchy consisting of a fast memory of size M, a slow
memory of infinite size, and transfers from slow to fast memory in chunks or blocks of size B. A
memory access has cost 0 if the location currently resides in the fast memory. If the location being
accessed is not currently stored in fast memory, the relevant block must be brought into fast memory
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(called a block transfer or I/O), incurring a cost of 1, and another block may need to be evicted from
fast memory to make space. In this model, the algorithm designer has full control over which blocks
are evicted from the fast memory when a new block is brought in.
Frigo et al. [98] introduced the notion cache-oblivious algorithms. These algorithms, analyzed
in the ideal-cache model, are oblivious to the block size B and memory size M. The ideal-cache
model is roughly equivalent to the I/O model. The significant difference is that the ideal-cache
model assumes an optimal cache-replacement policy. Thus, although the cache-oblivious algorithms
themselves are not aware of and have no control over evictions, upper-bound analyses may posit any
eviction strategy.
Cache-oblivious algorithms are appealing for several reasons. Since performance analyses hold
for any B and M, an analysis in a two-level model holds for all levels of the memory hierarchy.
Moreover, an algorithm need not be aware of the particular architecture of the machine on which it
is run, allowing for more portable code programs.
To simplify bounds, we assume without loss of generality that at least on block of each data
structure is always in memory. Otherwise, all bounds should include a +1 (e.g., O(logB N + 1)
instead of O(logB N)). Moreover, we assume that B > 2. (To accommodate B = 1, many bounds
should have B replaced by B + 1, e.g., O(logB+1 N), which is unnecessarily difficult to read.)
The query/insert tradeoff
In fact, there is a tradeoff between the cost of searching and inserting in external-memory dictio-
naries [59], and B-trees achieve only one point on this tradeoff. Another point is achieved by the
buffered-repository tree (BRT) [61]. The BRT is a cache-aware dictionary with searches and inserts
costing O(log N) and O((log N)/B) transfers, respectively. Thus, searches are slower in the BRT
than in the B-tree, whereas insertions are significantly faster.
More generally, Brodal and Fagerberg's cache-aware data structure from [59], which we call
the Be-tree , spans a large range of this tradeoff: For 0 < E < 1, the Be-tree supports insertions
in amortized O((logB+1 (N/M))/B 1- 6) transfers and searches in O(logB+l (NIM)) transfers.
Thus, when E = 1 it matches the performance of a B-tree, and when E = 0, it matches the per-
formance of a BRT. An interesting intermediate point is when E = 1/2, in which case searches
are slower by a factor of roughly 2, but insertions are faster by a factor of roughly v/2 when
compared with a B-tree.
When E = 1, the Be-tree has performance matching a B-tree. When e = 0, it has searches
costing O(log2(N/M)) and inserts costing O((1/B) log 2(N/M)). When e = 1/2, searches are
slower than B-trees by a factor of roughly 2, but insertions are faster than B-trees by a factor of
roughly v-/2.
Contributions
The next three chapters describe two main types of improvements to CO dictionaries: adding con-
currency to CO B-trees and designing dictionaries with lower update costs.
One shortcoming of the previously described CO B-trees is that they do not support concurrent
access by different processes, whereas typical applications, such as databases and file systems, need
to access and modify their data structures concurrently. Chapter 8 describes three variants of a CO
B-tree that supports concurrent accesses, using either lock-based and lock-free techniques. When
accessed serially, these data structures all have performance bounds comparable with serial CO
B-trees.
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static CO search [169] O(logB N) not supported
CO B-trees [37,41,60] O(log B N) O(logB N)
lower bound [59] O( logN_1 ) 1 1 logB )
COLA [Chapter 9] O(log 2 L) O( log2 L)
shuttle tree [42] O(logB N) O (ge/(loglogOB)2) log B N + - log 2 N)
xDict [Chapter 10] 0(1 logB  ) O (- logB N)
Figure 7-1: Summary of known cache-oblivious dictionaries. Our xDict uses the tall-cache assumption that
M -= l(B 2). For previous data structures, the log B N may well reduce to logB  , but only log s N was
explicitly proven.
Figure 7-2: The van Emde Boas layout from [169]. A tree of height h is cut into subtrees at height near h/2,
so each subtree is E(vNi) in size. This example shows the layout of a tree with 8 leaves.
Chapters 9 and 10 explore the query/insert tradeoff for cache-oblivious dictionaries, summarized
by the Figure 7-1. Chapter 9 describes a simple cache-oblivious data structure, called the COLA,
that achieves the optimal bounds at one point on the tradeoff curve, namely matching the Be-tree for
e = 0. Chapter 10 gives a more complicated cache-oblivious data structure, called the xDict, that
achieves the tradeoff for any E > 0. The shuttle tree mentioned in Figure 7-1 is also my work, but
the data structure is more complicated and provides less general bounds than the xDict, and hence
it is not included in this thesis.
7.1 Previous cache-oblivious dictionaries
There are two main approaches to implementing serial CO B-trees. One approach is based on
packed-memory arrays and the other on exponential search trees. Both approaches employ a static
CO search tree [169] as a building block.
A static CO search tree [169] contains a set of N ordered elements in a complete binary tree. It
executes searches using O(log B N) memory transfers. The elements are laid out in an array using
the van Emde Boas layout (see Figure 7-2). Each node in the binary tree is assigned to a position
in a length-N array. To perform the layout, split the tree at roughly half its height to obtain O(V )
subtrees each with E8(vN) nodes. Each subtree is assigned to a contiguous portion of the array,
within which the subtree is recursively laid out. The array is stored in memory or disk contiguously.
A static CO search tree executes searches in O(logB N) memory transfers [169]. To understand
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this bound, consider the decomposition of the tree into subtrees of size between VB and B. The
depth of each subtree is at least Ig V , so any root-to-leaf path encounters at most ig N/ Ig V -
2 logB N subtrees. Each of these subtrees can cross at most one block boundary, leading to 4 logB N
memory transfers in the worst case. This analysis is not tight. In particular, [39] proves a bound of
(2 + 6//B) logB N + 0(1) expected memory transfers, where the expectation is taken over the
random placement of the tree in memory.
The packed-memory array [41, 123] appeared in the earliest serial dynamic CO B-tree [35]
and subsequent simplifications [37, 60]. The packed-memory array stores the keys in order while
permitting dynamic insertions and deletions, and uses a static CO search tree to search the array
efficiently. The idea is to store all of the leaves of the tree in order in a single large array. If
all the elements were packed into adjacent slots of the array with no spaces, then each insertion
might require Q(N) elements to be displaced in the worst case, as in insertion sort. The fix to this
problem is to leave some gaps. In particular,one can arrange the gaps in the array so that insertions
and deletions require amortized O(logB N) memory transfers.' The amortized analysis allows that
every once in a while the array can be cleaned up, e.g., when space is running out.
An exponential search tree [21, 23] can be used to transform a static CO search tree into a dy-
namic CO B-tree [34, 170]. An exponential search tree is similar in structure to a B-tree except that
nodes vary dramatically in size, there are only O(log log N) nodes on any root-to-leaf path, and the
rebalancing scheme (where nodes are split and merged) is based on some weight-balance property,
such as strong weight balance [25, 41, 152, 159]. Typically, if a node contains M elements, then
its parent node contains something near M 2 elements. Each node in the tree is laid out in mem-
ory using a van Emde Boas layout, and the balancing scheme allows updates to the tree sufficient
flexibility to maintain the efficient layout despite changes in the tree.
Most cache-oblivious dictionaries fall into the class of cache-oblivious B-trees, having bounds
matching the B-tree. The notable exception is a cache-oblivious alternative to the BRT, which
we call here the lazy-search BRT [24]. The lazy-search BRT supports searches and insertions in
O(log N) and O((log N)/B) block transfers, respectively. Although it is useful in some contexts
(such as cache-oblivious graph traversal) the lazy-search BRT is unsatisfactory in two crucial ways:
keys are assumed to be in the range [1, N], and searches are heavily amortized, so that the whole cost
of searching is charged to the cost of previous insertions. Indeed, any given search might involve
scanning the entire data structure.
1Sometimes the data structures are described with time bounds O(log, N+ (log 2 N)/B). It usually depends whether
the data structure is intended to support range queries efficiently, returning all elements having keys between two values.
In fact, by using scanning structures such as [40] and amortizing the cost of range queries, the (log 2 N)/B-term can be
reduced or removed. However, the details and resulting structure are not directly pertinent to this thesis.
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Chapter 8
Concurrent Cache-Oblivious B-Trees
This chapter explores adding concurrency to cache-oblivious B-trees. This chapter represents joint
work with Michael A. Bender, Seth Gilbert, and Bradley C. Kuszmaul, previously appearing in [47].
Concurrency introduces a number of challenges. A naive approach would lock segments of the
data structure during updates. For example, in a traditional B-tree, each block is locked before being
updated. Unfortunately, in the CO model it is difficult to determine the correct granularity at which
to acquire locks because the block size is unknown. Locking too small a region yields complicated
locking protocols. If the locking is not done carefully, deadlocks may be possible. Although locking
larger regions may simplify the locking, locking too large a region may result in poor concurrency.
Second, since searches may be more common than inserts or deletes in database and file-system
applications, it is desirable that searches be nonblocking, meaning that each search can continue
to make progress, even if other operations are stalled. Our solutions in this section do not require
search operations to acquire locks.
Another problem arises with maintaining the "balance" of the data structure. Both main ap-
proaches to designing serial CO B-trees require careful weight balance of the trees to ensure effi-
cient operations. With concurrent updates, the balance can be difficult to maintain. For example,
the amortized analysis of a packed-memory array allows a process to rewrite the data structure
completely once in a while. But if the rewrite acquires locks that prevent other processors from
accessing the data structure, then the average concurrency drops: on average only 0(1) processes
can access the data structure concurrently.
Finally, there is a significant asymmetry between reading and writing the memory. We analyze
our data structures under the concurrent read, exclusive write (CREW) model. Two processes can
read a location in memory concurrently, since two caches can simultaneously hold the same block
in a read-only state. In fact, it may be preferable if parts of the data structure, e.g., the root, are
accessed frequently and maintained in cache by all processes. On the other hand, when multiple
processes attempt to write to a block, the memory accesses to the block are effectively serialized,
and all parallelism is lost.
We respond to these challenges by developing new serial data structures that are more amenable
to parallel accesses, and then we apply concurrency techniques to develop concurrent CO B-trees.
Contributions
This section presents three concurrent CO B-tree data structures: (1) an exponential CO B-tree
(lock-based), (2) a packed-memory CO B-tree (lock-based), and (3) a packed-memory CO B-tree
(nonblocking). I show that each data structure is linearizable, meaning that each completed opera-
tion (and a subset of the incomplete operations) can be assigned a serialization point; each operation
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appears, from an external viewer's perspective, as if it occurs exactly at the serialization point (see,
e.g., [120, 144]). I also show that the lock-based data structures are deadlock free, i.e., that some
operation always eventually completes. I show that the nonblocking B-tree is lock-free; that is, even
if some processes fail, some operation always completes. When only one process is executing, the
trees gain all the performance advantages of optimal cache-obliviousness; for example, they execute
operations with the same asymptotic performance as the nonconcurrent versions and behave well
on a multi-level cache hierarchy without any explicit coding for the cache parameters. When more
than one process is executing, the B-trees still operate correctly and with little interference between
disparate operations.
The remainder of this chapter is organized as follows. Section 8.1 describes the concurrent CO
model. Section 8.2 presents a lock-based exponential CO B-tree. Section 8.3 presents a lock-based
packed-memory CO B-tree, whereas Section 8.4 presents a lock-free packed-memory CO B-tree.
Section 8.5 concludes with a discussion of other ways to build concurrent CO B-trees and of open
problems.
8.1 The concurrent-cache model
This section describes the concurrent-cache model and discusses the concurrency mechanisms used
throughout the remainder of this chapter.
Recall that the ideal-cache model, as introduced in [98,169], models a single level of the mem-
ory hierarchy. The model consists of two components: the main memory and a cache of size M.
Both are divided into blocks of size B. The values of M and B are unknown to the algorithm, hence
the term "cache oblivious."
This section extends the model to a parallel (or distributed) setting consisting of P processors,
which we call the concurrent-cache model. We consider the case where each processor has its own
cache of size M/P. As multiple processors are accessing the same memory locations concurrently,
we also consider how the caches interact. In particular, we assume an interaction among caches that
is consistent with the MSI cache coherency or more complicated variants like MESI or MOESI [116,
Section 4.3]. A block may reside in multiple caches, in which case it is marked in each cache as
shared. A block that is marked exclusive can reside in only a single cache. A processor can perform
write operations only on blocks for which it has obtained exclusive access.
If multiple processors concurrently request shared access to a block, the block is placed in each
of the caches and marked shared. If a processor requests exclusive access to a block, the block is
evicted from all other caches and is marked exclusive; all other concurrent requests for shared or
exclusive access fail. If a cache is full, each successful request results in an old block being evicted;
we assume that the least recently used (LRU) block is evicted'1 .
Each request for a block costs one memory transfer, regardless of whether the block is requested
shared or exclusive and regardless of whether the request is successful. There is no fairness guaran-
tee that a processor is eventually successful. A single read or write operation may, in fact, be quite
expensive, resulting in a large number of unsuccessful block requests if there are many concurrent
write requests.
This chapter makes use of two different types of support for concurrency. For much of the work,
the algorithms use locks to synchronize access to pieces of memory. The nonblocking algorithms,
on the other hand, use load-linked/store-conditional (LL/SC) operations. An LL operation reads
'The results presented later in this section hold for any reasonable replacement strategy. Unlike in the ideal-cache
model, we do not assume an optimal replacement strategy. One difficulty in the concurrent setting is that it is unclear
what "optimal" means because changes to the replacement policy affect the scheduling of the program.
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Figure 8-1: An exponential CO B-tree. Nodes grow doubly exponentially in the height of the tree. The
dark-gray keys of internal nodes point to the smallest key in the corresponding subtree. Data is stored in
the leaves. The light-gray keys of internal nodes indicate the right-key. Each node has a right-link pointer,
forming a linked list at each level in the tree.
the memory and sets a link bit. If any other operation modifies the memory, the link bit is cleared.
An SC operation writes the memory only if the link bit is still set; otherwise the memory remains
unchanged. The return value of an SC indicates whether it succeeded. This approach avoids the
well-known ABA problem that arises with compare and swap (CAS). There has been much research
showing how to implement LL/SC with CAS and vice versa, implying that in some senses they are
equivalent (e.g., [124, 155]), and we believe it is not difficult to modify our construction for the
somewhat more common CAS operation.
8.2 Exponential CO B-tree
This section presents a concurrent cache-oblivious B-tree called an exponential cache-oblivious B-
tree. We first describe the data structure. We then prove correctness and give a performance analysis.
We conclude by discussing some interesting aspects of this data structure.
Data-structure description
The data structure uses a strongly weight-balanced exponential tree [21, 23, 34, 170] to support
searches and insertions. Each node in the tree contains child pointers and a pointer to the node's
right sibling right-link (see Figure 8-1). A node maintains the set of keys that partition its children
and the key right-key of the minimum element in the right-link's subtree.
I now describe the protocol for searches and insertions. The tree is parameterized by a constant
a, for 1 < a < 2, which affects the height of the tree. A leaf has height 0, and a node has height 1
more than its children.
To search for a key r., begin at the root of the tree and follow child pointers or sibling pointers
until reaching the leaf containing the target element. At each intermediate node, examine right-key.
If right-key is smaller than K, then follow the right-link pointer. Otherwise, proceed to the appro-
priate child. On reaching a leaf, the search continues to follow right-link pointers until either n is
found, in which case the search returns the value, or a key larger than K is found, in which case the
search fails. No locks are acquired during the search.
To insert key n, first search for the leaf where n should be inserted, acquire a lock on the leaf,
perform the insertion at the leaf, and release the lock. Next, determine whether the key r~ should be
promoted, inserting r into the parent node, or whether the insertion is complete. Promote the key n
in the leaf to height 1 with probability 1/2. When promoting rK, reacquire the lock and split the leaf
u containing K.. Node u keeps all of the keys less than K, and the new leaf acquires all of the keys
greater than or equal to n. We then release the lock and insert the promoted key K into the parent of
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Figure 8-2: An example of an insert of the key 25 into an exponential CO B-tree. a) The original state of the
tree. b) The resulting structure if 25 is not promoted. c) The resulting structure if 25 is promoted one level.
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Figure 8-3: The modified van Emde Boas layout of a node in the exponential CO B-tree. This figure shows
the layout of the node given as the root of (a) in Figure 8-2
u. More generally, when inserting a key n into a node u' of height h, promote n from height h to
height h + 1 with probability 1/20h, which entails reacquiring the lock, splitting u', releasing the
lock, and inserting n into the parent of u'. Figure 8-2 gives an example of an insert and promotion.
In order for nodes to be searched efficiently, the keys in a node are laid out using a modified van
Emde Boas layout so that a node of size k can be traversed with E(logB k + 1) memory transfers.
An example of the modified layout is depicted in Figure 8-3. The node is divided into two pieces:
a size- [[k-] array2 filled from the left holding all the keys in a node, and a complete [[k -leaf static
CO search tree used to efficiently search for an array slot. The ith leaf of the search tree points to
the i-th array slot. In particular, a leaf containing r, in the search tree points to n in the array. This
approach is reminiscent of [36] and reappears in Section 8.3. The static CO search tree consists of
keys laid out in a van Emde Boas layout [169]. This layout consumes (roughly) the first 2/3 of the
memory used by a node. The final 1/3 of the memory contains the keys stored in order as a vector.
A search within a node ends at the location of the key in the vector.
When rewriting a node (either because the key is inserted into the node or because the node is
split), update the modified van Emde Boas layout as follows. First, rewrite the vector of keys (the
right half of the node), proceeding from largest to smallest. Then, update the van Emde Boas layout
in the left half. This layout ensures that we can perform concurrent searches even while the node is
being updated. If an insert is performed when the vector of keys is already full, allocate a new node
of twice the size.
Correctness
I first argue that the data structure is correct, even under concurrent operations. The most common
way of showing that an algorithm implements a linearizable object is to show that in every execution
there exists a total ordering of the operations with the following properties: (1) the ordering is con-
sistent with the desired insert/search semantics, and (2) if one operation completes before another
2The hyperceiling of x, denoted [[x]], is defined to be 2flog 1, i.e., the smallest power of 2 greater than x.
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begins, then the first operation precedes the second in the ordering. Linearizability follows due to a
straightforward extension of Lemmas 13.10 and 13.16 in [144].
Theorem 8.1 The exponential CO B-tree guarantees linearizable insertions and searches and is
deadlock-free.
Proof In order to show that an appropriate total ordering of the operations exists, we need to
show that if an operation completes, all later operations are consistent with it. If an insert operation
finishes inserting a key n at level 0, or a search finds a key r at level 0, then any later search also
finds key K.
First, notice that at every level of the tree, the keys are stored in order. That is, if the largest key
in node u is K, then the smallest key in node u. right-link is larger than K. This fact follows from
the two ways in which a node is modified. First, a node may be split, say at key rK. In this case, the
split operation, protected by a lock, preserves this invariant, moving r and all larger elements into
a new node that can be reached by right-link. Second, a key r may be inserted into a node. In this
case, the node is locked during the insertion, and some of the elements in the vector half of the node
move one position to the right to make room for K.
This ordering of keys implies that if key r. is in the leaf node of the tree when a search begins,
then throughout the search, a leaf containing key K is reachable by the search. The search begins
at the root, and every leaf is reachable from the root. We proceed by induction: at each step of
the search, a child pointer is chosen with a minimum key no greater than N. The only interesting
case is when the child node is concurrently split. Even in this case, however, the child node always
contains a key no greater than K, since ever when a node is split it always maintains its minimal key.
We conclude that K is still reachable.
Finally, deadlock-freedom follows immediately, since each process holds only one lock at a
time. O
Cache-oblivious performance
I first consider the cost of individual operations when the data structure is accessed sequentially. I
then analyze the concurrent performance for the special case when search and insert operations are
performed uniformly at random. In both cases, we use the cache-oblivious cost model, counting
only cache misses.
Theorem 8.2 Assume that operations occur sequentially. A search in an N-node tree takes
O(logB N+logQ Ig B) block transfers, with high probability; an insert takes O(logB N+log, Ig B)
block transfers in expectation.
Proof If a tree contains N keys, then with high probability every node in the tree has height less
than log, Ig N + 0(1). Specifically, the probability that any key is promoted to height log, lg N + c
is O(n-cc+l). Moreover,if u is a node of height h, then the number of keys in u is 0( 2Qc h) in
expectation and 0(2 a h Ig N) with high probability. For h = Q (log, Ig lg N), that is, when the
expected node size is at least 2(lg N), the number of keys is 0(2 a h) with high probability.
Next, let us calculate the cost of a search operation. Searching a node of height h, laid out in the
modified van Emde Boas layout, for the correct child pointer takes O(logB(2 h) + logB Ig N + 1)
memory transfers, with high probability. For nodes with expected size at least 2(lg N), the cost is
O(logB(2 h ) + 1) with high probability. We sum the costs for all levels, ranging from i = 0 to
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log, Ig N + c (with high probability):
e loga Ig N+c loga Ig lg N
O 0
The right term sums to O(logB N). For the left term, we consider two cases, depending on whether
or not the size of the node is at least B. For all levels where the nodes are of size at least B, the cost
is dominated by the root node (or possibly a node just below the root). For nodes of size less than
B, the block transfer cost is at most 2. Therefore, with high probability, the total cost of a search is
O(a c logB N + log, Ig B).
Next, let us calculate the cost of an insert operation. Consider the expected cost of inserting a
key at height h of the tree. Recall that we promote a key from level h - 1 to level h with probability
2- a h- 1. Thus, the probability of promoting a given key to height h is 2- (a - 1)/(o- 1). The cost of
inserting a key into a node at height h, given that the key reaches height h, is the cost of rebuilding
the entire node, which is 0(1 + 2'h Ig N/B) with high probability.
Therefore, the expected cost at height h is the probability that the insertion reaches
height h times the cost of rewriting a node at height h. The expected cost is therefore
0( 2 - d' (ah- 1 ) log N/B), where 0 < c' < 1 depends on the value of a. The summation across
all log, Ig N + 0(1) levels, then, is O(lg N/B) O(logB N). Hence, the total expected cost of
an insert is the cost of searching for the right place to do the insertion plus the cost of doing the
insertion. That is, the cost is O(logB N + log, Ig B). l
If there are a large number of concurrent search operations, but no insert operations, each search
operation incurs a cost of O(logB N + log, Ig B), the same as in the sequential case.
If there are many concurrent searches and insertions, the performance may deteriorate. The
performance of concurrent B-trees is difficult to analyze since it depends significantly on the un-
derlying parallelism of the algorithm using the data structure. For example, if a large number of
processes all try to modify a single key, then the operations are inherently serialized, and there is
no possible parallelism. As a result, for most concurrent B-tree constructions (and in fact, most
concurrent data structures), little is stated about their performance. Here, I analyze the "optimally
parallel" case, where each search and insertion operation targets a randomly chosen key, and I show
that the data structure still yields good performance.
Theorem 8.3 Assume that all processors are synchronous. If there are O(N 2/a-1/polylogN)
search and insert operations performed uniformly at random in an N-node tree, then the expected
cost for an operation is O(logB N + loga Ig N) block transfers.
Proof In the absence of concurrent insert operations, each search operation takes O(logB N +
log, Ig B) block transfers. If an insert operation delays a search, we charge that cost to the insert
operation.
An insert operation has four costs: finding the insert point, acquiring the lock, performing the
insertion, and delaying other operations. As in the case of searches, finding the appropriate insertion
point costs O(logB N + loga Ig B) plus any delays caused by other insert operations. Again, this
delay is charged to the operation causing the delay.
The cost of performing the insertion itself is equivalent to the sequential case: O(logB N +
log a Ig B) block transfers.
It remains to calculate the effects of concurrency: the cost of acquiring the lock and the cost
of delaying other operations. Consider the expected cost incurred by a delaying one particular
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concurrent operation at some level h. There are three components to the cost: (1) the probability
that the insert reaches level h, (2) the probability that the insert modifies the same node, and (3) the
actual cost incurred by delaying the concurrent operation.
First, as in Theorem 8.2, an insert operation reaches level h with probability 2 - (ah- 1)/(a -1 )
Next, an insert chooses the same node at level h with probability 2 (ah+1l1)/(a-1)/N, since
the expected number of nodes at level h is the number of elements promoted to level h + 1. This
probability can vary by at most a log factor, with high probability, which is enough for the proof.
Finally, we consider the real cost of delaying any one operation at level h. The expected size
of a node at level h in the tree is 0( 2 h ) . Therefore, the concurrent operation can be delayed by at
most 0(2 h ) in expecation, which is the cost of performing one memory transfer for each element
in the node. This worst-case analysis makes no use of the cache: in the case of a search operation,
the block may be repeatedly transferred back and forth between the search operation and the insert
operation. Moreover, the search may need to read the entire node since the contents of the node are
changing during the search. The size of the node also bounds how long the insert may need to wait
to acquire the lock.
We now sum over the possible heights in the tree. Consider h < hmax = log, Ig N + log0 (a -
1) - 1, which is the point at which the second term (i.e., the probability that the insert occurs at the
same node) reaches 1. Multiplying the three terms results in an expected cost of 22 ah /N. In the
worst case, where h = hmax, this expression is equal to N1- 2/; for smaller h, the cost decreases.
Since there are at most N 2/a - 1 concurrent operations, the expected cost per level is 0(1). Summing
over all levels < hma leads to an expected cost of O(log o Ig N).
Next, consider the case where h > hma. The second term never exceeds 1. The first and third
terms decrease geometrically like O(1 / 2 h), since the tree is unlikely to exceed height hmax, and
so the sum is bounded by the term h = hmax, as before.
The polylog in the theorem arises since there can be an O(log N)-factor variation in the size
and number of nodes at a level, with high probability. Ol
In a concurrent setting, the expected cost is O(logB N + log, Ig N), instead of O(logB N +
log o Ig B) as in the sequential case. The additional cost is incurred when two operations interfere.
Exponential CO B-tree discussion
One interesting aspect of this data structure is parameterizing of the tree by a. By skewing the
tree wider (rather than deeper), we reduce the concurrency at the root, thus improving the overall
performance. When a is closer to 1, the concurrent performance is better; when a is closer to 2, the
sequential performance is better.
A second aspect is that the data structure requires relatively minimal memory management,
since it does not support delete operations. The only case in which memory must be deallocated (or
wasted) is when a node in the exponential tree grows too big (before splitting), and a new contiguous
block of memory must be allocated for the node.
8.3 Packed-memory CO B-tree
This section presents a second concurrent, cache-oblivious B-tree, called a packed-memory CO B-
tree. It supports insertions, deletions, searches, and range queries using lock-based concurrency
control. We first describe the lock-based data structure. We then prove the data structure is correct
and analyze its serial performance.
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Figure 8-4: A packed-memory CO B-tree consists of a static cache-oblivious search tree used to index into
the one-way packed-memory array. Each leaf in the tree points to a e(log N)-sized region of the array. The
active region of the array is outlined with a solid border. The active region of the array contains gaps allowing
for insertions, and the array can grow to the right or shrink from the left.
Data-structure description
Here, I describe the lock-based packed-memory CO B-tree. I present a lock-free version of this data
structure in Section 8.4. The data structure is based on the cache-oblivious B-tree presented in [37]
and consists of a static cache-oblivious search tree [169], which is used to index a packed-memory
data structure. Instead of using the packed-memory array from [35], I introduce a new "one-way
packed-memory structure," which is more amenable to concurrent operations. Each leaf in the static
tree points to a O(log N)-size region in the packed-memory array.
The one-way packed-memory structure maintains N elements in order in an array of size m =
O(N) (with m a power of 2) while permitting dynamic element insertion and deletion (see Figure 8-
4). The array consists of three segments: the leftmost and rightmost segments contain extra empty
space, and the middle segment - the active region - contains the N elements and some gaps
between elements. On an insertion, the active region may grow to the right; on a deletion, the active
region may shrink from the left. If the active region grows or shrinks too much, then we reallocate
the array.
We maintain a near-constant "density" in the active region by rebalancing regions of the array-
that is, evenly spreading out elements within a region-on insertions or deletions. In the one-way
packed-memory structure, the rebalances ensure that elements move only in one direction: to the
right (see Lemma 8.4).
The density of a subarray is the number of filled array positions divided by the size of the
subarray. Consider a subarray of size k with i = [lg k]. The size of a subarray determines its
upper-bound density threshold, ri, and its lower-bound density threshold, pi. For all i and j,
Pi < Pi+, Tj > Tj+1, and pi < rj.
The density thresholds follow an arithmetic progression defined as follows. Let 0 < Pmin <
Pmax < Tmin < Tmax = 1 be arbitrary constants. Let 6 = Tmax - Tmin and 6c = Pmax - Pmin-
Then, define density thresholds Ti and Pi to be
i-1
iTmaxlIg m - 1
and i-1
Pi = Pmin + ' ,Igm - 1
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for all i with 1 < i < Ig m.
For example, suppose that m = 16 and fix the threshold Trin = 1/2. There are Ig 16 = 4
density thresholds rl = Trma, 72, 73, and 74 = wmi,. The thresholds increase linearly with -i = 1,
T2 = 5/6, 73 = 4/6, and 74 = 1/2. Similarly, if we fix pmin = Pl = 1/8 and Pmax = P4 = 1/4,
then p2 = 4/24 = 1/6 and P3 = 5/24.
Search. To search for a key n, search down the static binary tree as normal, without any locks.
When the search reaches the array, scan right until finding the appropriate array slot. Since the
search proceeds without locks, we need to perform an ABA test (key, value, key) to make sure the
element did not move during the read.
Insertion and deletion. To insert a new element y with key K, first perform a search to find and
then lock the O(log N)-sized leaf where key ,. should be inserted. Next, scan the leaf from left to
right to find the actual slot s for key ,. (Slot s - 1 should contain the largest key smaller than n.)
If the scan advances into the next E(log N)-size region (due to a concurrent operation), acquire a
lock on the next tree leaf, give up the lock on the current, and continue.
If the slot s is free, place y in the available slot. Otherwise, we must rebalance a section of
the packed-memory array. Explore right from s in the array, acquiring locks on regions along the
way, until finding the smallest region of any size that is not too dense.3 A region of size k, with
[lg k] = i, is not "too dense" when the density is no greater than Ti. Then, rebalance the elements
evenly within the window by moving elements to the right, starting with the rightmost element and
working to the left. Move the elements such that no suffix of the rebalanced region has density
exceeding the threshold Ti.4 Finally, release the locks. Unlike the packed-memory array from [35]
rebalance windows do not have to have sizes that are powers of 2. Figure 8-5 gives an example of
an insert into the one-way packed-memory array.
Deletions are analogous to insertions, except that when an element is deleted, always perform
a rebalance. A deletion-triggered rebalance explores right until finding the first slot preceding an
occupied slot, then explores left until finding a region that is "dense enough." This exploration
proceeds without locks. Once the region is established, acquire locks on the region from left to right.
As with the insertion-triggered rebalance, next spread elements evenly starting with the rightmost
element and working left. Finally, release all the locks.
Once the insert/delete or rebalance is complete, update the keys in the static search tree. For
each node in the subtree defined by the updated region, if the key at a node in the tree is too small,
we lock the node, write the key, and release the lock. This strategy ensures that concurrent searches
are not blocked.
Resizing the array When the right boundary of the active region hits the array boundary, or the
active region becomes too small, resize the array, copying the elements into a new array, spreading
the elements evenly. The "ideal" density of the active region is (Tmin - Pmax)/2. If the old array
has N elements, the new array has size EcN/(Tmin - pmax)/2)]], for a constant c > 0. The active
region starts at the left portion of the new array.
3To attain these one-way rebalances, select the rebalance regions differently than in [35]. Rebalance regions extend
to the right on inserts and to the left on deletions. By not restricting region sizes to powers of 2, it is always possible
to rebalance by moving elements only to the right. In contrast, previous algorithms (such as [33, 129]) employ packed-
memory arrays in which the rebalance region extends entirely to the right of the inserted element, but elements may move
in either direction. Unlike in [35], rebalances require only one pass to read the data and one pass to write the data.
4Thus, every prefix of the region not including the last slot has density at least the threshold -ri. In particular, a prefix
of size k has [kr]l elements.
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d > 1 < 3 = 2/3d > 7-2 = 5/6
b)
Figure 8-5: An insertion of the key 10 into the above packed-memory array of size m = 16 and thresholds
7max = 1 and 7rin = 1/2. The new element 10 should go in the slot containing 12, so explore right until
finding a region that is not too dense, including the new item to insert. Until exploring past a region of size 2
(indicated by the small rounded rectangle in (a)), the density d exceeds the corresponding threshold r1 = 1.
When exploring between a region of size between 3 and 4, indicated by the medium rounded rectangle, the
density is 1 which exceeds the corresponding threshold 72 = 5/6. When exploring regions of size between 5
and 8, we use the threshold 73 = 2/3. The exploration stops at the sixth slot as there are 4 elements (including
the new element 10) to place in 6 slots, giving a density d = 4/6 = 2/3 = 73. (b) gives the state of the
array after the insert and rebalance. Once the rebalance region is established, we begin at the right and move
elements as far right as possible without exceeding the appropriate threshold (i.e., 73 = 2/3).
The packed-memory CO B-tree uses a randomized strategy that allows the resizing to run
quickly and concurrently. The resize proceeds in three phases: (1) Randomly choose leaves of
size E(log N) and count the elements in the leaf. Lock the node, write the count in the node, and
release the lock. If the sibling has been counted, write the sum in the parent and proceed up the tree.
When the root node is counted, the first phase ends. (2) Allocate a new array based on the count in
the root. Note that the count in any node is exact - the randomization in the first phase randomizes
only the order in which nodes are counted. (3) Randomly walk down the original tree to find a leaf,
keeping a count of the number of elements to the left of this leaf. Then, copy the O (log N) elements
in the leaf to their correct location in the new array (spreading the elements evenly). For phases (1)
and (3), mark nodes to ensure that leaves are not counted or copied multiple times and to discover
when the phases complete.
Correctness
I now show that the packed-memory CO B-tree is correct under concurrent operations: the data
structure guarantees linearizable operations and is deadlock-free.
The first lemma shows that the one-way rebalance does in fact move elements in only one
direction. This lemma directly implies that searches return the correct elements.
Lemma 8.4 The one-way rebalance moves each element only to the right. That is, the rebalance
operation maintains the property that the key at a given memory location is nonincreasing.
Proof. Consider a rebalance region r ranging from array slots si to s2. Let i = [lg(s2 - Sl + 1)1.
Then, the elements in r are spread evenly to a density of ri.
Assume for the sake of contradiction that an element in r moves left during the rebalance.
Without loss of generality, let s' be the slot of the leftmost element that moves left. Consider the
region r' ranging from sl to s' - 1. Let d' be the density of region r'. Since spreading the elements
evenly in r moves an element into r', we have d' < T-. Since r' is contained in r, however, we have
j = [lg(s' - sl)] for some j < i. Thus, T7j > ri d', generating a contradiction as the rebalance
region would be r'.
The proof is similar for deletion-triggered rebalances. Ol
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Theorem 8.5 The packed-memory CO B-tree is deadlock-free and guarantees linearizable inser-
tions, deletions, and searches.
Proof The deadlock-free proof follows directly from the fact that when an operation holds more
than one lock, it always acquires these locks from left to right.
Next, we look at the claim of linearizability. The array of the packed-memory CO B-tree is
similar to a single node in the exponential CO B-tree, except the array is slightly more complicated.
The important property about updates to the array is given in Lemma 8.4. Thus, we can use a similar
proof to Theorem 8.1. O
Cache-oblivious performance
I next analyze the cost of sequential operations in the packed-memory CO B-tree in terms of block
transfers. I first bound the cost of the static-search-tree update and of resizing the array. I then apply
an accounting argument to conclude that the packed-memory CO B-tree achieves the same serial
costs as in [35, 36, 60].
First, let us bound the cost of the static tree update.
Lemma 8.6 If a range of k memory locations are modified during an update in the packed-memory
array, then updating the search tree costs O(logB N + k/B + 1) memory transfers, assuming that
operations occur sequentially.
Proof We can think of subtrees of the search tree as corresponding to ranges in the packed
memory array. Updating the tree requires updating every node in a set of subtrees that constitute
the range of k memory locations. The combined number of tree nodes in these subtrees is less
than 2k, but it remains to be shown that these nodes fit in O(k/B + 1) blocks. Consider all the
subtrees {T, . .. , Tr } to update from left to right. Then there exists an i such that the subtree rooted
at parent (Ti) contains the subtrees T 1 , ... , Ti, and parent(Ti+l) contains Tj+I, .. . , Tr. Thus, the
tree nodes to update are contained in two subtrees, with total size at most 4k. All of these subtrees,
therefore, are laid out in O(k/B + 1) blocks.
Additionally, some nodes, not in these subtrees, along the path to the root must be updated.
Only nodes with a right child that changes are updated. Thus, we update only a single path to the
root, which requires at most O(logB N + 1) blocks. OE
The insertion cost includes not only the cost of rebalancing the array and updating the static
tree, but also the cost of resizing the array. The following lemma implies that the array is not resized
frequently.
Lemma 8.7 For a packed-memory array of size m, there must be Q(m) insertions or deletions
before the array is resized.
Proof Consider a resizing triggered by an insertion. We use an accounting argument to prove the
lemma. We give 1 dollar to each filled slot in the array at the time of the last resizing. Whenever an
item is inserted into some slot, we give that slot 1 dollar. Whenever an item is deleted, we leave the
dollar in the slot. Whenever we rebalance a region of the array, we move 1 dollar with each item
moved. All excess dollars (i.e., associated with items the have been removed) are moved to the first
slot of the rebalanced region. Consequently, every nonempty slot has at least 1 dollar associated
with it.
Let d = (Tmin - Pmax)/2-the density to which the array is resized. We claim that any prefix
of the array, starting at the left boundary (slot 0) and ending at a slot s preceding the right boundary
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of the active region, contains at least sd dollars. This invariant holds at the time of the last resizing.
It also trivially holds across insertions or deletions that do not trigger rebalances. It remains to be
shown that the invariant holds across rebalances.
Consider an insertion-triggered rebalance that ranges from slot sl to s2. The invariant is trivially
unaffected for any slot s with s < sl or s > S2 since no money moves into or out of the rebalanced
region. It remains to show that the invariant holds for a slot s with sl < s < s2. By assumption,
we have at least (si - 1)d dollars preceding slot sl. The rebalance algorithm guarantees that the
density of every prefix of the rebalanced region is at least Tmin. Thus, the array contains at least
(si - 1)d + (s - sl + 1)T7min sd dollars by slot s.
For completeness, we also need to consider a deletion-triggered rebalance that ranges from slot
sl to S2. Consider a slot s with sl < s < s2. The rebalance algorithm again guarantees that the
density of every suffix of the rebalanced region is at most Pmax < d. Thus, since the invariant holds
at slot S2 before the rebalance and all extra dollars are moved to slot sl, we have that the invariant
holds for all slots after the rebalance.
Now, we just apply the invariant to complete the proof. When an insertion triggers a rebalance,
the active region includes the entire array. Thus, the array contains at least md dollars. At the last
resizing, there were md/c dollars, where both c > 1 and 0 < d < 1 are constants. Thus, there must
have been Q(m) insertions.
The proof for deletion-triggered resizings is similar. LI
Now, let us bound the cost of resizing. The main idea is that O(N) random choices is enough
to count O(N/ log N) leaves.
Lemma 8.8 For a packed-memory CO B-tree containing N elements, the cost of resizing the
packed-memory array is O(N(logB N + 1)) memory transfers, assuming that operations occur
sequentially.
Proof There are O(m/ log m) leaves. We make only O(m) random leaf selections, with high
probability, before selecting every leaf in phases (1) and (3). In phase (3), finding a leaf follows a
root-to-leaf path in the tree with a cost of O(logB m + 1). The total cost of selecting all the leaves
is, therefore, O(m(logB m + 1)).
Copying or counting a O(log m)-sized region (corresponding to a tree leaf) of the old array takes
O(log m/B + 1) block transfers. Since each leaf is counted and copied once in phases (1) and (3),
respectively, the total cost of counting and copying the elements is ( (m/ log m) (log m/B + 1)) =
O (m(logB m + 1)).
Copying a log m-sized region from the old array to the new array takes E(log m/B) block
transfers (since the array is kept near a constant density), for a total cost of O(m/B) across the
entire resize.
Updating the tree for the new array costs O(logB m' + 1) for each element copied where m' is
the size of the new array, for a total of O(m(logB m' + 1)) block transfers.
Since m and m' are E(N), the lemma follows. Ol
The following theorem states that we achieve the desired serial performance.
Theorem 8.9 The amortized cost of insertions and deletions in a packed-memory CO B-tree is
O(logB N + log 2 N/B + 1), assuming that operations occur sequentially.
Proof This proof is similar to the one in [129] that analyzes the cost of rebalance regions ex-
tending only one direction (but in which elements can move in both directions). This argument uses
the accounting method, placing O(log2 m/B) dollars in an array slot on an insertion/deletion. In
particular, O(log m/B) dollars are associated with each of Ig m accounts, corresponding to lg m
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density thresholds. Whenever a region of size k > Ig m is rebalanced,5 the region contains Q(k/B)
dollars in an appropriate account with which to pay for the rebalance. Our scenario is different be-
cause regions are not necessarily powers of 2, and our resizing algorithm is different. Whereas [129]
uses an accounting argument that charges rebalances against the left half of the region of size k, we
charge against the left subregion of size [k]T /2.
Moreover, we incur a cost for updating the static tree on top of the packed-memory data structure
during a rebalance. Since we have O(k/B) potential saved up at the time of a rebalance of size k
and a tree update costs O(logB N + k/B + 1) (from Lemma 8.6) we can afford the tree update.
Finally, given that there must be ((N) insertions between resizings (see Lemma 8.7), and a
resizing costs O(N(logB N + 1)) (see Lemma 8.8), we conclude that the cost of resizing the array
is amortized to O(logB N + 1) per insertion. O
Packed-memory CO B-tree discussion
Here, we discuss why the packed-memory CO B-tree is amenable to concurrency in contrast to the
cache-oblivious packed-memory B-tree of [36].
* Maintaining Nonblocking Searches - When the packed-memory array from [35, 36] rebal-
ances a region, it may move elements both to the right and the left in the array. A search for
an element in a region that is being rebalanced may not find the element. Moreover, a scan of
the array may miss the element if the element is concurrently moved in the opposite direction
of the scan.
We solved this problem by developing the one-way packed-memory array in which elements
move only to the right. Thus, whenever a search reaches the array, the search is either at or to
the left of the element (see Lemma 8.4 and a similar argument in Section 8.2).
* Concurrent Resizing- A nafve algorithm for copying data starts at the left of the active region
and copy each element sequentially. This technique does not allow for concurrent work during
a resize.
We resized by randomly counting then randomly copying. Thus, many processors can work
concurrently towards resizing the array.
8.4 Lock-free CO B-tree
I now discuss how to transform the lock-based data structure in Section 8.3 into a nonblocking,
lock-free CO B-tree. Instead of using locks, I use load-linked/store-conditional (LL/SC) operations.
For the sake of clarity, assume that keys and values are each a single word, and can be read and
written by a single LL/SC operation; the data structure is easily extensible to multiword keys and
values.
Recall that locks are used only in updating the packed-memory array; the static search tree
is already nonblocking. Instead of acquiring locks before modifying the packed-memory array,
Idescribe how to use four basic nonblocking primitives to update the data structure: (1) move,
which moves an element atomically from one slot in the packed-memory array to another, (2) cell-
insertion, which inserts a new key/value pair into a given cell in the packed-memory array, (3)
cell-deletion, which deletes an existing key/value pair from a cell in the packed-memory array, and
(4) read, which returns the key and value of a given cell in the packed-memory array. Each of these
5We can trivially pay for any small rebalances with the cost of inserting the new element.
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primitives is nonblocking, and may fail when other operations interrupt it. For example, a move
operation may fail if a cell-insertion is simultaneously performing an insertion at the target.
Markers
Each cell in the array is augmented with a marker which indicates whether an ongoing operation
is attempting to modify the cell. The marker contains all the information necessary to complete
the operation. For example, a move marker indicates the source and the destination of the move.
Any processor that is performing an operation and discovers a marked cell helps to complete the
operation indicated by the marker. For example, consider a move operation that is attempting to
move an element from cell 14 to cell 15, while concurrently a cell-insert is attempting insert an
element at cell 15. First, the cell-insert updates the marker at cell 15. Then, the move attempts to
update the marker, and discovers the concurrent insertion. The move operation then performs the
insertion, before proceeding with the move. In this way, the move can eventually complete, even if
the processor performing the cell-insert has failed, or been swapped out of memory.
The primitive operations which modify the data structure (i.e., move, cell-insert, and cell-delete)
are all initiated by marking an appropriate cell. Once a cell has been marked, any processor can
complete the operation by simply processing the marker. In order to begin a move operation, the
source of the move is updated. For a cell-delete operation, the cell containing the element to be
deleted is marked. A cell-insert operation marks the cell immediately preceding the cell where the
new element is being inserted. A requirement of a cell-insert is that this preceding cell not be empty.
By marking the preceding cell, we prevent a concurrent move operation from moving an element
"over" an ongoing cell-insertion. For example, if a cell-insert is happening at cell 15, we must
prevent the element from cell 14 (or any smaller cell) from being moved to cell 16 (or any larger
cell); otherwise, the new element might not be ordered correctly.
I conjecture that it is possible to implement a lock-free packed-memory CO B-tree using
compare-and-swap, instead of LL/SC, by adding version tags to the markers.
Implementing the nonblocking primitives
For a move operation, once the source has been successfully marked, an LL operation is performed
on the following items: (1) the marker, (2) the source key, (3) the source value, (4) the destination
key, and (5) the destination value. Then, an SC is performed on the marker, rewriting the marker.
This technique ensures that no concurrent process has modified the marker in an attempt to help
complete the move. The move then completes by using SC to update the keys and values at the des-
tination, and then at the source. If an SC fails during this final stage, it is ignored; some concurrent
process has already helped to complete the move. Finally, the marker is cleared.
For a cell-insert, once the preceding cell has been marked, the insert performs a LL on the
marker, and then on the keys and values at the new cell. If the key is already in the tree, then an
error is returned. If the cell is not empty, an error is returned. The insert then rewrites the marker
with an SC, ensuring that it has not changed in the interim. Finally, the key and value are updated,
and the marker is cleared. A cell-delete is essentially identical to a cell-insert.
Finally, a read operation simply examines a cell, helps out if the cell is marked, and returns the
appropriate values.
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Insertions and deletions
An insertion proceeds as before, first using the static search tree to find and mark the appropriate
cell in the array, that is, the cell containing the largest key in the tree that is less than or equal to
the key being inserted. Once the cell is marked, a cell-insert begins. If the insertion succeeds, the
element is successfully inserted. If the cell-insertion fails, however, then either the cell is not empty
or a move caused interference. In this case, we need to rebalance the array.
A rebalance begins by exploring to the right, as before. In this case, however, it remembers
which cells were filled and which were empty. It performs a load-link (LL) operation on each
nonempty cell; each of these marked cells may need to be moved, and the move is initiated by
performing an SC on the marker. In this way, the rebalance operation can detect when the array has
changed during the rebalance.
When an appropriately sparse region is found, the operation can calculate the appropriate spac-
ing of the elements in the array, as before. The rebalance then proceeds from right to left using
move operations to spread elements evenly. (Elements are only moved from left to right, as before.)
If any move fails, then the rebalance restarts. In particular, a move may fail if any of the markers has
changed since they were initially linked during the scanning phase of the rebalance. If at any time
during the rebalance, we otherwise detect that the array has changed, then the rebalance restarts.
Deletions are similar to insertions. We first search for the item to be deleted, and then perform
a cell-deletion. Finally, we scan to the right until discovering a non-empty cell, and then perform a
rebalance. Unlike the rebalance on insertions, however, this operation scans to the left, looking for
a dense region (as is described in Section 8.3).
All other data structure operations proceed as before; after the array has been updated using the
nonblocking primitives, the search tree is updated to reflect the changes. When resizing the array,
load-link/store-conditional is used to atomically write the count of a leaf, instead of a lock.
Correctness
Theorem 8.10 The packed-memory CO B-tree guarantees linearizable search, insert, and delete
operations.
Proof If a key is in the data structure and the data structure remains in sorted order, then a search
will find it: the static tree is updated after the packed-memory array, and elements are only moved
to the right in the packed-memory array. Thus, a search always exits the static tree to the left of the
key in question.
The key property, then, is that the elements in the array remain in sorted order. If they always
remain in sorted order, then a search correctly finds any previously inserted element or any element
returned by a prior search and it fails to find a previously deleted element, as is required.
In order to show that elements remain in order, we examine how elements are inserted. An
important invariant is that if a cell is marked for a cell-insert, then the cell contains the largest key
that is less than or equal to the key being inserted. Initially, on acquiring a marker, this invariant is
ensured by the correctness of the search which locates the insertion cell, as well as the use of LL/SC
to acquire the marker atomically.
Throughout the insertion, this invariant is maintained by the way in which a rebalance moves
elements. In particular, a rebalance never moves an element from one side of a marked cell to
another. In particular, whenever a rebalance moves an element, all the intervening cells are empty.
This property is checked while the rebalance scans to the right, determining the region to rebalance
and simultaneously performing a load-link (LL) on each non-empty cell in the region. The only way
this property of a rebalance can be violated is if an element is inserted or moved between when the
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region is scanned and the rebalance moves an element. In this case, however, the SC which acquires
the move marker fails.
As a result, elements are always inserted in order, and rebalances never move elements out of
order. Combined with the fact that searches terminate correctly, we have the main result. ]
Theorem 8.11 The packed-memory CO B-tree is a lock-free data structure.
Proof We need to show that if there is at least one ongoing operation, then eventually some
operation completes. An operation can only be delayed by pausing to help a concurrent operation,
or by working on a rebalance. If an operation is delayed by helping an insertion or deletion to
complete, then some operation has completed, as desired.
Therefore the key requirement is to show that rebalances cannot prevent operations from making
progress. If a rebalance is forced to restart because of a successful insertion or deletion, then some
other operation has completed.
A rebalance may also restart because of interference by a concurrent rebalance. In this case,
however, since elements are moved only to the right, when the rebalance restarts it has (strictly) less
work to do than in the aborted rebalance. In particular, the concurrent rebalance that forced a restart
must have moved at least one of the items in the region to the right, thus reducing the amount of
rabalancing necessary. Since every time a rebalance restarts it has less work to do, eventually the
rebalance completes. O
8.5 Concurrent CO B-tree discussion
This chapter has explored a range of issues for making cache-oblivious search structures concur-
rent. I consider both locking and lock-free solutions. Each of these approaches has practical and
theoretical merits, and I make no judgement about which approach is best. A third approach, which
I do not consider here, is to use transactional memory to support concurrency. This approach may
lead to simpler coding and several new data-locality issues.
Like many previous concurrency studies, the analyses consider uniformly random insertions.
These analyses do not reveal all the design principles that went into the data structures. In particular,
in the exponential trees, the parameter a tunes the tradeoff between low-concurrency and high-
concurrency performance of the tree. When a is larger, serial operations in the tree are faster;
when a is smaller, the tree supports increased concurrency and reduced contention. Moreover, the
randomized nature of the tree reduces contention at high levels in the tree, by temporally spacing
out updates, even when insertions are adversarial.
As a whole, this chapter has focused on correctness issues more than performance issues. In
particular, in order to get performance guarantees, there are different insertion patterns (such as
adversarial), different process models (such as different speeds and changing speeds), and differ-
ent models of memory (such as queuing on memory locations for both reads and writes). Some
techniques from the design of overlay networks may to carry over to these models.
A natural extension of the one-way packed-memory structure from Section 8.3 is to implement
the structure as circular array. Using the circular array may lead to less memory allocation. While
a circular implementation is straightforward for the serial and locking cases, it is more complex in
the lock-free setting.
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Chapter 9
The Lookahead Array: A
Cache-Oblivious Dictionary With Faster
Insertions
This chapter, along with Chapter 10, explores the insert/search tradeoff for cache-oblivious dictio-
naries, shown in Figure 7-1. This chapter presents the lookahead array and, more significantly,
the cache-oblivious lookahead array (COLA). The COLA achieves the optimal bound for e = 0
(matching the BRT), with searches and insertions costing O(log(N/M)) and O((log(N/M))/B),
respectively. This chapter represents joint work with Michael A. Bender, Martin Farach-Colton,
Yonatan R. Fogel, Bradley C. Kuszmaul, and Jelani Nelson, previously appearing in [42, 161].
Chapter 10 presents a more complicated data structure that achieves the more general tradeoff for
any E > 0.
For disk-based storage systems, range queries are likely to be faster for a lookahead array than
for a BRT because the data is stored contiguously in arrays, taking advantage of inter-block locality,
rather than stored scattered on blocks across disk. This is the same reason why the cache-oblivious
dictionary can support range queries nearly an order of magnitude faster than a traditional B-tree;
see, e.g., [44].
The lookahead array is reminiscent of static-to-dynamic transformations [49] and fractional
cascading [64]. This data structure is parametrized by a "growth factor." If the growth factor is
chosen to be BE, then the lookahead array is cache aware and achieves the same amortized bounds
as the Be -tree. If the growth factor is chosen to be a constant such as 2, then the lookahead array is
cache-oblivious and matches the performance of the BRT. This version is called the cache-oblivious
lookahead array (COLA). Unlike the BRT, the COLA is amortized, and any given insertion may
trigger a rearrangement of the entire data structure.
I also show how to deamortize the lookahead array and (hence the COLA) when M =
Q(log N). This deamortized COLA is the first cache-oblivious alternative to the BRT. There is
no amortization on searches and the worst-case cost for an insert is no more than the cost of a
search.
I next present experimental results, demonstrating how fast the COLA runs in comparison with
a B-tree. I use the B-tree whose performance was described in [44]. For out-of-core data, the COLA
was 790 times faster than the B-tree for random inserts, 3.1 times slower for sorted inserts, and 3.5
times slower for searches.
The remainder of this chapter is organizes as follows. Section 9.1 presents the lookahead array,
the COLA, and their partial deamortizations. Section 9.2 gives results from our implementation
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study of lookahead arrays.
9.1 Cache-oblivious lookahead array (COLA)
This section describes the lookahead array and the cache-oblivious lookahead array (COLA). I
begin by describing the structure of the COLA with an amortized analysis. Then, I show how to
deamortize the COLA to provide better worst-case bounds. I present the deamortization incremen-
tally, showing first the basic idea, and then dealing with the full complexity of the data structure. I
conclude this section with a discussion of the tradeoff between updates and queries.
Lookahead array description
The lookahead array is similar to the binomial list structure [49] of Bentley and Saxe, parameterized
by integer growth factor g. It consists of [logg N] arrays, or levels. The kth array (k > 1) is of size
gk and the arrays are stored contiguously in memory. The kth array always contains some multiple
of gk-1 elements (or is empty). The lookahead maintains the following invariants:
1. The kth array contains nkgk elements if and only if the kth least significant bit of the base-g
representation of N is nk.
2. Each array contains its items in ascending order by key.
When a new item is inserted, we effectively perform the carries performed by adding a 1 to
the base-g representation of N. That is to say, first put the new element into level 1, the size-g
array. As the elements in each array are stored in sorted order, inserting an element into the first
level requires a scan of the size-g array to make space for the new element. Whenever the kth array
becomes completely full (i.e., adding a 1 to the corresponding bit would cause a carry), remove all
gk elements from the kth array and merge them into the (k + 1)th array. This merge can be achieved
with a single scan of both the kth and (k + 1)th arrays by merging from largest key down to smallest
key.
Thus far, I have not described searches. I will revisit those shortly.
The cache-oblivious lookahead array (COLA) is a lookahead array for which the growth factor
is chosen to be a constant, like 2 or 4. In contrast, a general (i.e., cache-aware) lookahead array may
choose a growth factor of B' to achieve the same bounds as a BE-tree. As the main goal here is to
achieve a cache-oblivious structure, proofs of the general bounds are omitted.
For the remainder of Section 9.1, consider a COLA with growth factor 2 to simplify the discus-
sion. All of the results generalize to other growth factors.
Lemma 9.1 Insertion into the COLA incurs an amortized O((log(N/M)/B) block transfers.
Proof. Once an item has been involved in O(log N) merges, it is in the last array. The smallest
O(log 2 M) merges incur no cost because these arrays fit into a constant number of blocks, which
we can assume are always kept in memory. For the larger merges, the arrays being merged have
length at least B. Thus, the cost of merging two such arrays of length k is O(k/B). The amortized
cost of one merge is 0(1/B) per item, and so the total amortized merge cost is O((log(N/M)/B)
block transfers. Di
This proof assumes that portions of the data structure remain in memory between operations,
and that we have already paid for loading certain portions of the data structure. If the COLA is not
in memory, then the insert cost increases to O((log N)/B + 1).
148
Naively, searches can be implemented by binary searching separately in each of the O(log N)
levels for a total complexity of O(log2 N). We call this first data structure the basic COLA.
Searches can be accelerated by fractional cascading [64]. Specifically, every eighth element in
the (k + 1)st array also appears in the kth array, with a real lookahead pointer to its location in
the (k + 1)st array. Each fourth cell in the kth array is reserved for a duplicate lookahead pointer,
which holds pointers to the nearest real lookahead pointer to its left and right. Thus, every level uses
half its space for actual items and half for lookahead pointers, so we accommodate the additional
lookahead overhead by doubling the size of all arrays.
Maintaining lookahead pointers does affects only the constant factors in the insertion bounds. In
particular, all real lookahead pointers are added to the kth level whenever elements are moved from
the kth level to the (k + 1)th level. At this time, the kth level becomes empty, so adding lookahead
pointers is easy and requires only a scan. Duplicate pointers are also easily maintained as elements
move around the kth level. A simple implementation of a merge into the kth level would be to
perform the normal insertion process first, except also leaving a vacancy for duplicate lookahead
pointers. Then scan the kth level again from left to right, remembering the last lookahead pointer
scanned, and writing this last pointer to each duplicate-pointer cell passed.
To search for element with key n in the COLA, simply scan the smallest level for the element,
stopping when the scan reaches an element larger than ,. If , is not there, find the largest lookahead
pointer smaller than K. Commence the search in the next level from this lookahead pointer, again
scanning from the target of the lookahead pointer until finding r or a key larger than n. If the key is
not found, again follow the largest lookahead pointer not exceeding n, and repeat in the next level.
Note that because duplicate lookahead pointers are located in every fourth array cell, finding the
largest lookahead pointer not exceeding r, entails considering at most 4 contiguous array locations
and 1 additional location (if a duplicate pointer is followed).
Lemma 9.2 COLA searches incur O(log(N/M)) block transfers.
Proof. To simplify the proof, on each level store -oo and +oo in the first and last cell and give
them real lookahead pointers.
We prove inductively that a search for key K looks at at most 9 items in each level (most of
which are contiguous) and that n is greater than or equal to the smallest of these and less than or
equal to the largest of these. This induction will establish both the time bound and correctness of
the search procedure.
The claim is true in the first level, because it has size at most 4. Suppose the claim is true
at the kth level, where k > 1, and the search in this level looked at contiguous items with keys
K1 < K2 < - - < 8 and that nl < r < r,.
Let e be such that re < r, < e+l. If re = r then we have found the target element or lookahead
pointers that leads to the target element. In this case the induction goes through trivially for all
remaining levels. Otherwise, Kfe < ,r. In this case we restrict our search on the next level to those
keys between the elements pointed to by two lookahead pointers, the two lookahead pointers whose
key values are the maximum below n, and the minimum above ,. By construction, this range spans
at most 8 elements in the next array. Moreover, this range spans a duplicate lookahead pointer, so
finding the appropriate lookahead pointer to the next level requires only 1 additional array lookup,
making 9 total.
Since we may assume that the 2(log 2 M) smallest levels remain in memory, the total number
of levels is O(log2(N/M)) to complete the proof. O
Lookahead pointers can also be used to achieve O(log(N/M)) block transfers for predecessor
and successor queries and O(log(N/M) + L/B) block transfers for range queries, where L is the
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number of items reported.
Lemma 9.3 Suppose that M > log N. Then a COLA can report, in sorted order, all items having
keys between tI and t2, I1 : K2, in O(log(N/M) + L/B) block transfers, where L is the number
of items reported.
Proof The search procedure can easily be modified to return the predecessor of Kl in each array.
(Do not terminate the search when discovering the element with key r', and return the predecessor
within each array.) Since elements are stored in sorted order within each array, we thus need only
perform a log N-way merge to consolidate the elements into a sorted list. If M > log N, then a
block from each level as well as an output block can be kept in memory at the same time, and this
merge can be performed in O(log N + L/B) block transfers. The L/B term pays for all the full
blocks scanned, and the log N term pays for partial scans of at most 2 blocks in each level. L]
If M < log N, but the elements are not required to be output in sorted order, then we can still
output all the elements within the range in O(log(N/M) + L/B) block transfers.
Deamortization of basic COLA
As a first step, I show how to partially deamortize the basic COLA (which includes no lookahead
pointers) when M = 2(log N). This deamortization improves the worst-case bound from O(N/B)
to O(log(N/M)). I ignore the issue of deamortizing global rebuilding after the data structure
doubles in size because this rebuilding can be handled using standard methods [165, Ch. 5].
The idea is as follows. In level k of the lookahead array maintain two arrays each of size 2 k
Whenever a level contains items in both of its arrays, begin merging those two arrays into an empty
array in the next level. Each level is said to be either safe or unsafe. Informally, a level is unsafe
during merging. More formally, initially all levels are safe, level k become unsafe once it contains
exactly 2k+1 items, and an unsafe level becomes safe when both of its arrays become empty.
Place newly inserted items into level 1, as before. Then, scan the levels from left to right,
merging from unsafe levels to the next level, stopping when we have either run out of unsafe levels
or moved a total of m items, whichever comes first (m to be chosen later). To facilitate these partial
merges, maintain three arrays of size [log 2 N]. One array keeps track of which levels are safe. The
other two arrays' kth entries hold the indices we are at in the merge of the two arrays at level k.
The bigger m, the more aggressive the merge. We need to make sure merges are aggressive
enough to guarantee that whenever merging from a level there is at least one free array in the next
level, which would be implied by the next level being safe. The insertion worst-case bound is clearly
O(m), so we want m as small as possible while still keeping us aggressive enough. Lemma 9.4
shows that a fairly low setting of m suffices.
Lemma 9.4 Ifa lookahead array contains k levels, setting m = 2k+2 guarantees that two adjacent
levels are never simultaneously unsafe.
Proof By induction on levels we show that levels i and i + 1 are never simultaneously unsafe.
For i = 0 there are at least 2 levels, so m > 6 and we can afford to perform an entire merge from
level 1 to 2 whenever level 1 becomes unsafe. Thus level 1 never remains unsafe, showing the base
case.
We show that if level f is unsafe, it becomes safe before level £ - 1 becomes unsafe. When level
£ becomes unsafe, level £ - 1 is empty. Furthermore, for us to have moved items from level £ - 1
to level e, all previous levels had to have been safe since we process unsafe levels from left to right.
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Therefore, levels 0 to f - 2 hold a total of at most jI-2 2i = 2-1 - 1 items, and for level £ - 1
to become unsafe again there must be at least 2e- 1 + 1 inserts. We show that level e becomes safe
after at most 2e- 1 inserts. After 2e- 1 inserts, we have accumulated at least me2e- 1 moves, and no
move will go unused as long as level f is unsafe.
After 2 E- 1 insertions there can be at most 2e - 1 items in levels e - 1 and below, and each one
could have used at most £ - 2 moves to get to its level. Thus, items below level £ could have used a
total of at most (f - 2)( 2e - 1) moves. We want at least 2e+ moves available to move all the items
from level £ to the next level, so we want m2 e- 1 > ( - 2)(2 - 1) + 2 + 1, which holds for m > 2£.
]
Theorem 9.5 The basic COLA can be deamortized to perform O(log N) block transfers per inser-
tion in the worst case and O((log(N/M)/B) amortized block transfers per insertion as long as
M = Q(log N).
Proof The worst-case bound follows immediately from Lemma 9.4 since k = O(log N).
For the amortized bound, the argument is similar to that for the amortized COLA. The difference
is that now when we incur a block transfer at a level beyond the (log 2 M)th level, that block may
be evicted due to previous levels becoming unsafe before we get a chance to move B items. We
charge such an eviction to the block that is brought in. Since unsafe levels are processed from left to
right, there can be no cycles in blocks charging one another for evictions. Furthermore, if a block C
evicts a block D from a later level then is evicted itself before completing the merge it was brought
in for, when C is later brought back into memory it must be because a block at an earlier level
finished participation in its merge; C can take that block's space in memory. Thus, a block brought
into memory during a merge is only charged for evicting at most one other block. This charging
guarantees that the amortized cost of moving one item is still 1/B.
Furthermore, since M = Q(log N), we can assume the three arrays keeping track of merge
information are always in memory, so the insertion algorithm can determine which merges need to
take place without incurring extra transfers. OL
Deamortization of COLA
The introduction of lookahead pointers complicates COLA deamortization as we must maintain
the pointers in the middle of merges to keep queries fast. Since the deamortized structure is only
allowed to perform a small amount of work per update, it is not clear how the lookahead pointers
can be updated. Here, I show how to extend the deamortization technique for the basic COLA to the
COLA in such a way as to completely hide the details of the deamortization from the queries; from
the viewpoint of a query, no level will appear to be in the middle of a merge. The precise description
and proofs follow.
At level k, now maintain three arrays, each of size 2 k. At least one array is a shadow array and
at least one is a visible array (unless level k is beyond the levels being used by the data structure
yet, in which case all three arrays are considered shadow). The search algorithm ignore the shadow
arrays. This labeling of shadow versus visible is not static throughout time; during updates a shadow
array may become visible, and vice versa. Items in visible arrays never appear to be in the middle
of a merge from a search's viewpoint, so the data structure induced by only looking at visible arrays
appears almost exactly as the amortized COLA with lookahead pointers. The key difference from
the deamortization method of the previous section is that when level k becomes unsafe, we do not
move items from level k to k + 1; we instead copy them to a shadow array of level k + 1. Thus,
from the point of view of a query, no arrays appear to be in the middle of a merge.
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All levels start as being safe and all arrays start as being shadow arrays. Level k becomes
unsafe once two of its arrays become full. Two full arrays at an unsafe level must be merged into
any shadow array A of level k + 1. If there is more than one shadow array in level k + 1, preference is
given to one already containing lookahead pointers. After the merge, lookahead pointers are copied
from A into an empty shadow array at level k. We restrict ourselves to having a total combined
number of copied lookahead pointers and merged items to being at most m during each insertion,
m to be chosen later. Level k becomes safe once both the merge into A and the placement of
lookahead pointers from A into level k are complete. At this point we say the array in level k that
received lookahead pointers from A becomes linked to A.
I now discuss the transition from shadow to visible and vice versa. Level 0 only contains two
arrays, both of which are always visible. A shadow array becomes visible when there is a sequence
of linked arrays beginning at level 0 to that array. When a shadow array becomes visible there
are two cases. If there are two other visible arrays in that level, their statuses are both changed
to shadow and both arrays are then considered empty. Otherwise, if there are 0 or 1 other visible
arrays, they remain visible.
Lemma 9.6 Suppose level k becomes unsafe and merges into a shadow array A at level k + 1.
Then, A becomes visible before another merge into level k + 1 occurs.
Proof Prove the claim by induction on level. If we merge from level 0 to an array A at level 1,
the array A becomes immediately visible since an array at level 0 then becomes linked to A. Now,
suppose we just merged two arrays from level k into array A at level k + 1. At the end of the merge,
level k has two arrays with items (the arrays that engaged in the merge) and one shadow array B
that is linked to A. Since there are never two adjacent unsafe levels, B has received all its lookahead
pointers from A before a merge into level k can occur. When a merge into level k does occur, it is
into B, and the other two arrays at level k then become shadow. For another merge into level k + 1
to occur, there must be another merge into level k after the merge into B in order to make level k
unsafe. By our induction hypothesis, B becomes visible by this time, and thus so does A since B is
linked to A. O
Theorem 9.7 The COLA with lookahead pointers can be deamortized to perform O(log N) block
transfers per insertion in the worst case and O((log(N/M))/B) amortized block transfers per
insertion as long as M = l(log N).
Proof Safeness of a level is similar to safeness in the basic COLA. In both scenarios, if level
k is unsafe then we must scan E(2k) items before level k becomes safe again (note that placing
lookahead pointers in the previous level after a merge can be done by two simultaneous scans).
Thus, we can use the proof idea of Lemma 9.4 to state that two adjacent levels are never unsafe if
we choose to move 8(log N) items per insertion. By Lemma 9.6, three arrays per level suffice to
guarantee that for any unsafe level there is at least one shadow array in the next level to merge into.
The rest of the argument follows that of the proof of Theorem 9.5. I
Now let us discuss how to slightly modify the query algorithms to work when the COLA has
two arrays at each level. As with the basic COLA deamortization, each level k has at most two
arrays in use at any given time. One of these arrays is the main array. Should there only be one
array in use at level k, we consider that array to be the main array. Otherwise, the array merged into
least recently is the main array and the other is secondary.
The main array contains lookahead pointers into both the main and secondary arrays of the next
level, and the secondary array, if it exists, contains no lookahead pointers. We only use half the
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space of the secondary array to maintain that every array is exactly half-full with real items. When
merging into what will become the main array of level k + 1, every eighth element in this main
array appears as a lookahead pointer in an array of level k. When merging into what will become
the secondary array of level k + 1, every sixteenth element of each of the main and secondary arrays
of level k +1 appears as a lookahead pointer in an array at level k. Thus, main arrays always contain
exactly half real items and half lookahead pointers. Duplicate lookahead pointers at level k point to
the nearest real lookahead pointers to their left and right in each of the main and secondary arrays
of level k + 1. Queries then search both arrays at a level in parallel.
Cache-aware update/query tradeoff
With a few changes, it is possible to make the lookahead array cache-aware and achieve
O(logBE+1(N/M)) block transfers per query and O((logBe+1 N)/B 1- ') block transfers per in-
sertion for any e E [0, 1], matching the bound of the BE-tree [59]. Instead of using a growth factor
of 2, set a growth factor of g = E(BE). Here, instead of every eighth element of level k also appear-
ing in level k-1 as lookahead pointers, every O(BE)th element will appear as a lookahead pointer in
the previous level. During queries we must look through E(B6 ) instead of E(1) cells of each array,
but E(BE) cells still fit in at most 2 blocks implying a constant number of block transfers per level.
When performing an insertion, the level being merged into may not be empty and we thus have to
merge the pre-existing items with the ones from the previous level. Since the sum of the sizes of
the first k - 1 levels is at least an Q(1/B') fraction of the size of the kth level, a level is merged
into at most BE times before its items participate in a merge into a future level. This fact, together
with there being at most O(logBe+l N) levels, gives the amortized O((logB+1 (N/M))/B1-E)
insertion bound.
The deamortization technique of the last section can be adjusted to reduce the worst-case inser-
tion complexity of this cache-aware lookahead array to O(logB+1 N). The main differences are
that we need to move E(B' logB +, N) items per insertion instead of E(log N) items, and that
we need an extra array per level to provide space for holding the result of merges into non-empty
arrays.
9.2 COLA: experimental results
This section presents an experimental evaluation of the COLA. We compared COLAs with B-trees
as well as the impact of insertion order on performance. First I describe our implementation, then
the experiments, and present our results showing that the COLA can be orders of magnitude faster
than traditional B-trees without sacrificing much performance on searches.
Implementation
Here I describe the implementation details of the amortized COLA. As discussed in Section 9.1, the
growth factor is one parameter that can be varied for COLAs. In addition, one can also vary the
density of lookahead pointers. There is some tradeoff between space used and performance, which
I attempt to explore to some degree here.
One further optimization in our implementation is that we reduce the size of each array slightly.
That is to say, my description in Section 9.1 suggests that the level-k array have size gk (plus the
space for lookahead pointers). Whenever the array reaches capacity, however, we immediately move
its elements into the next level. Thus, we really only require (g - 1)gk- 1 space for the kth array.
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Figure 9-1: Data is inserted in random order. The Figure 9-2: Data is inserted in sorted order, which
4-COLA is 790 times faster than the B-tree for N = gives best-case performance for the B-tree. The 4-
(256 x 220) - 1 (the largest N tested). Structures no COLA is 3.1 times slower than the B-tree for N =
longer fit in main memory when N ,, 227 230 - 1.
Thepointer density controls the number of lookahead pointers in each level. For pointer density
p, the kth level includes an additional [2p(g - 1)ge-lJ array cells to accommodate real lookahead
pointers. In Section 9.1, the pointer density was p = 1/8. For our experiments, we reduced the
pointer density to p = 0.1 to reduce the space overhead of lookahead pointers.
When a level is not completely full (e.g., when it contains only redundant elements or has
received fewer than g - 1 merges) we maintain the elements right justified in their array. Elements
comprise key/value pairs, where keys and values each are of size 64 bits. We pad the elements to a
total size of 32 bytes. Instead using of duplicate lookahead pointers, each real element uses 64 of
its padding bits to hold a copy of the closest real lookahead pointer to its left. Redundant elements
use 64 of their padding bits to hold the real lookahead pointer.
When performing merges, we merge the 2 smallest levels at a time. We alternate placing the
result of the merge at the beginning of the target level and at the newly freed space at the beginning
of the data structure, thus requiring space for only 1 additional element during merges. This merge
pattern requires O(k) CPU time and O(k/B) memory transfers to merge a total of k items across
any number of levels. When distributing lookahead pointers after a merge we proceed level by level.
The target level is scanned to copy pointers down one level, the next largest level is scanned to copy
pointers down to the next level, and so on. We perform searches as in Section 9.1, except that we
compute right-hand lookahead pointers on the fly by scanning subsequent levels.
Our B-tree implementation employs blocks of size 4KiB. Key and value sizes were each 64 bits
to match our COLA implementation. Both data structures access external memory via memory
mapping. As a sanity check, we compared the performance of our traditional B-Tree to the Berke-
ley DB [182], a high-quality commercially available B-tree. Berkeley DB supports variable-sized
keys, crash recovery, and very large databases, none of which our implementation supports. The
Berkeley DB with the default buffer-pool allocation is much slower than our implementation, but
is comparable once the parameters are tuned, and logging is turned off, suggesting that we did a
reasonable job implementing our B-tree.
All experiments were performed on a dual Xeon 3.2GHz machine with 2MiB of L2 Cache,
4GiB RAM and two 250GB Maxtor 7L250SO SATA drives using software RAID-0 with 64KiB
stripe width, running Linux 2.6.12-10-amd64-xeon in 64-bit mode.
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Figure 9-3: When N = 230 - 1, the 4-COLA Figure 9-4: We measured the time to insert into CO-
performs 215 searches 3.5 times slower than the B- LAs for ascending, descending, and random keys.
tree. Initial searches are slow due to the cache being Inserting 230 - 1 keys sorted in descending order
empty. The source data was created from the test in is 1.1 times faster than inserting in ascending order,
Figure 9-2. and 1.1 times faster than inserting in random order.
Experiments
When performing the experiments we measured the time once every 220 inserts. We measured user
CPU time u, kernel CPU time k, and elapsed time since start of test w. We estimated disk time
d as d = w - u - k. The RAID array contains only the memory-mapped file. Before measuring
any times, we first created a large enough file to hold the entire experiment. We measured raw disk
bandwidth of 120MiB/s by timing the write of 237 bytes to the RAID array. We remounted the
RAID array's file system before every insertion test to clear the file cache.
In all figures resulting from experiments, insert performance of the COLA appears to be periodic
when plotted on a logarithmic scale because there is a merge of 2 k elements after every 2 k inserts.
We compared the B-tree to the COLA as follows. For N = 230 - 1 we inserted keys [N -
1,..., 0] into a B-tree. We next attempted to insert (256 x 220) - 1 random elements into a new B-
tree, stopping after 87 hours at about 228 insertions. We repeated the tests for a 2-, 4-, and 8-COLA,
and completed the random insertion test of N elements. We were able to complete the insertions
for the COLAs. After remounting the RAID array, we next searched in the g-COLAs and B-tree for
215 random elements, measuring the time after search number 2=, 0 < x < 15. (To construct the
complete B-tree we first sorted the N random elements then inserted them, since directly inserting
the elements would have taken too long.)
As shown in Figure 9-1, the 4-COLA is 790 times faster than the B-tree for random inserts.
Figure 9-2 shows that the 4-cola is 3.1 times slower for insertions where the insertions are performed
in descending, rather than random, order. Figure 9-3 shows that the 4-cola is 3.5 times slower for
searches.
We believe that the B-tree performs faster for sorted data because it only uses the leftmost
root-to-leaf path, which can stay in memory. For random inserts, the B-tree loses the advantage of
keeping its insertion path in memory. For random inserts, sequential prefetching of more than one
block does not significantly help B-trees, but significantly helps COLAs. The 4-COLA is 1.1 times
faster than the 2-COLA for random inserts, 1.1 times faster for sorted inserts, and 1.4 times faster
for searches. The 4-COLA is 1.4 times faster than the 8-COLA for random inserts, 1.5 times faster
for sorted inserts, and 1.2 times slower for searches. Given the superior tradeoff of the 4-COLAs,
we use them for all subsequent experiments.
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We next performed an experiment to measure COLA performance for different insertion pat-
terns. For N = 230 - 1 we inserted [N - 1,...,0] into a COLA, [0,..., N - 1] into a second
COLA, and N random elements into a third COLA. Figure 9-4 shows that inserting keys sorted
in descending order is 1.1 times faster than inserting keys sorted in ascending order, and 1.1 times
faster than inserting random keys. Inserting keys sorted in ascending order was 1.02 times faster
than inserting random keys.
We believe inserting keys in descending order is faster due to the final merge. The number
of elements we merge at each level grows geometrically. The last merge, into the target level, is
the largest. When inserting in descending order, elements already in the target level do not move,
whereas when inserting in ascending order, all elements in the target level move to make room for
elements from smaller levels.
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Chapter 10
The xDict: A CO B-Tree With Optimal
Update/Query Tradeoff
This chapter continues the thread from Chapter 9, exploring the tradeoff between queries and up-
dates in cache-oblivious dictionaries. In particular, this section presents a new cache-oblivious
dictionary, called the xDict, the implements searches in O((1/e) logB(N/M)) worst-case memory
transfers and insertions and deletions in O ((1/eB1-') logB(N/M)) amortized memory transfers,
for any constant e with 0 < E < 1. For example, the xDict achieves subconstant amortized update
cost when N = M Bo(Bx- '), whereas the B-tree's E(logB(N/M)) is always superconstant, and the
previously best E ((1/Be(1/(l0g logB)2)) log N + (1/B) log 2 N) [42]1 is subconstant only when
N = o(2'-B). The xDict attains a provably optimal tradeoff between insertions and queries in the
cache-oblivious model.
The xDict represents joint work with Gerth Stolting Brodal, Erik D. Demaine, John Iacono,
Stefan Langerman, and J. Ian Munro.
10.1 Introducing the x-box
The xDict dynamic-dictionary data structure is built in terms of another structure called the x-box.
For any positive integer x, an x-box supports a batched version of the dynamic-dictionary problem
(defined precisely later) in which elements are inserted in batches of O(x). Each x-box will be
defined recursively in terms of y-boxes for y < x, and later we build the overall xDict data structure
in terms of x-boxes for x increasing doubly exponentially. Every x-box uses a global parameter, a
real number a > 0, affecting the insertion cost, with lower values of a yielding cheaper insertions.
This parameter is chosen globally and remains fixed throughout.
As shown in Figure 10-1, an x-box is composed of three buffers (arrays) and many V/Y-boxes,
called subboxes. The three buffers of an x-box are the input buffer of size x, the middle buffer of
size x1+ a/ 2, and the output buffer of size xl+c . The N/-subboxes of an x-box are divided into
two levels: the upper level consists of at most (1/4)x 1/2 subboxes, and the lower level consists of
at most (1/4)x 1/2+a/ 2 subboxes. Thus, in total, there are fewer than (1/2)21/ 2+ 0 /2 subboxes. See
Table 10-2 for a table of buffer counts and sizes.
Logically, the upper-level subboxes are children of the input buffer and parents of the middle
buffer. Similarly, the lower-level subboxes are children of the middle buffer and parents of the output
buffer. However, the buffers and subboxes do not necessarily form a tree structure. Specifically, for
'This data structure, the shuttle tree, is also my work but is omitted from this thesis.
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at most 1 x 1/2 v-boxes4 - V-W~
lower level: at most IX 1/ 2 +a/ 2  -boxes
Figure 10-1: The recursive structure of an z-box. The arrows represent lookahead pointers. These lookahead
pointers are evenly distributed in the target buffer, but not necessarily in the source buffer. Additional pointers
(not shown) allow us to find the nearest lookahead pointer(s) in 0(1) memory transfers. The white space at
the right of the buffers indicates empty space, allowing for future insertions.
an x-box D, there are pointers from D's input buffer to the input buffers of its upper-level subboxes.
Moreover, there may be many pointers from D's input buffers to a single subbox. There are also
pointers from the output buffers of the upper-level subboxes to D's middle buffer. Again, there may
be many pointers originating from a single subbox. Similarly, there are pointers from D's middle
buffer to its lower-level subboxes' input buffers, and from the lower-level subboxes' output buffers
to D's output buffers.
The number of subboxes in each level has been chosen to match the buffer sizes. Specifically, the
total size of the input buffers of all subboxes in the upper level is at most (1/4)x1/2. 1/2 = (1/4)x,
which is a constant factor of the size of the x-box's input buffer. Similarly, the total size of the upper-
level subboxes' output buffers is at most (1/4) 1/ 2 . (X1/ 2 ) 1+ a = (1/4)xl + /2 , which matches the
size of the x-box's middle buffer. The total size of the lower-level subboxes' input and output buffers
are at most (1/4)x1/2+a/2 . X1/2 = (1/4)xl+a/ 2 and (1/4)xl/ 2+ a / 2 . (xl/2)l + a = (1/4)x l + a ,
which match the sizes of the x-box's middle and output buffers, respectively, to within a constant
factor.
An x-box D organizes elements as follows. Suppose that the keys of elements contained in D
range from [Kmin, Imax). The elements located in the input buffer occur in sorted order, as do the
elements located in the middle buffer and the elements located in the output buffer. All three of these
buffers may contain elements having any keys between rt min and max. The upper-level subboxes,
however, partition the key space. More precisely, suppose that there are r upper-level subboxes.
Then there exist keys Kmin = Io < <l < " ' < K r = 1 max such that each subbox contains
elements in a distinct range [Ki, 'i+i). Similarly, the lower-level subboxes partition the key space.
Buffer Size per buffer Number of buffers Total size
Top buffer x 1 x
Top buffer 1/2  1/2
Middle buffer (x 1 / 2 )1+ - / 2  1xl/ 2  1 x+a /4
Bottom buffer (xl/ 2) 1+a 1 1/2  lx1+oL/2
Middle buffer x1+a/2  1 + a/2
Top buffer X1/2  1 xl/2+a/2 1 xl+a/2
Middle buffer (xl/ 2) 1+a/ 2  Ix1/2+a/2 1xt+ 3a /4
Bottom buffer (xl/ 2 )1+ a 1l/2+a/2 1Xl+a
Bottom buffer x1+ a  1 xl+a
Figure 10-2: Sizes of buffers in an x-box. This table lists the sizes of the three buffers in an x-box and the
sizes and number of buffers in its recursive xl/ 2 -boxes, expanding just one level of recursion.
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There is, however, no relationship between the partition imposed by the upper-level subboxes and
that of the lower-level subboxes; the subranges are entirely unrelated. What this setup means is that
an element with a particular key may be located in the input buffer or the middle buffer or the output
buffer or a particular upper-level subbox or a particular lower-level subbox. Our search procedure
will thus look in all five of these locations to locate the element in question.
Before delving into more detail about the x-boxes, let us first give a rough sketch of insertions
into the data structure. When an element is inserted into an x-box D, it is first inserted into D's
input buffer. As the input buffer stores elements in sorted order, elements in the input buffer must
move to the right to accommodate newly inserted elements. When D's input buffer becomes full (or
nearly full), the elements are inserted recursively into D's upper-level subboxes. When an upper-
level subbox becomes full enough, it is "split" into two subboxes, with one subbox taking the half
of the elements with smaller keys and the other taking the elements with larger keys. When the
maximum number of upper-level subboxes is reached, all elements are moved from the upper-level
subboxes to D's middle buffer (which stores all elements in sorted order). When the middle buffer
becomes full enough, elements are moved the lower-level subboxes in a similar fashion. When the
maximum number of lower-level subboxes is reached, all elements are moved from the lower-level
subboxes to D's output buffer.
To aid in pushing elements down to the appropriate subboxes, we embed in the input (and
middle) buffers a pointer to each of the upper-level (and lower-level) subboxes. These subbox
pointers are embedded into the buffers by associating with them the minimum key stored in the
corresponding subbox, and then storing them along with the buffer's elements in sorted order by
key.
To facilitate searches, we use lookahead pointers as in Chapter 9, employing the technique
of fractional cascading [64]. That is to say, we give an x-box's input buffer (and middle buffer)
a sample of the elements of the upper-level subboxes' (and lower-level subboxes') input buffers.
Specifically, let U be an upper-level subbox of the x-box D. Then a constant fraction of the keys
stored in U's input buffer are also stored in D's input buffer. This sampling is performed determin-
istically by placing every sixteenth element in U's input buffer into D's input buffer. The sampled
element (in D's input buffer) has a pointer to the corresponding element in U's input buffer. This
sampling also occurs on the output buffers. Specifically, the output buffers of the upper-level (and
lower-level) subboxes contain a similar sample of the elements in D's middle buffer (and output
buffer).2
The advantage of lookahead pointers is the same as in Chapter 9, and is roughly as follows.
Suppose we are looking for a key r, in some buffer A. Let s be the multiple of 16 (i.e., a sampled
element) such that A[s] < r < A[s + 16]. Then our search procedure will scan slots s to s + 16 in
the buffer A. If , is not located in any of these slots, then it is not in the buffer. Ideally, this scan
would also provide us with a good starting point to search within the next buffer.
As the lookahead pointers may be irregularly distributed in D's input (or middle) buffer, a stretch
of sixteen elements in D's input (or middle) buffer may not contain a lookahead pointer to an upper
(or lower)-level subboxes. To remedy this problem, we use duplicate lookahead pointers, again as
in Chapter 9, associating with each element in D's input (or middle) buffer a pointer to the nearest
lookahead or subbox pointers preceding and following it.
2Any sufficiently large sampling constant suffices here. We chose 16 as an example of one such constant for concrete-
ness. The constant must be large enough that, when sampling D's output buffer, the resulting lookahead pointers occupy
only a constant fraction of the lower-level subboxes' output buffers. To make the description more concise, the constant
fraction we allow is 1/4, but in fact any constant would work. As the lower-level subboxes' output buffers account for
only 1/4 of the space of D's output buffer, these two constants are multiplied to get that only 1/16 of the elements in
D's output buffer may be sampled.
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Techniques. Not only does this dictionary employ the fractional cascading technique of Chapter 9,
but it is also recursive. We are not aware of any previous cache-oblivious data structures that are
both recursive and that use fractional cascading. Another subtler difference between the x-box and
previous cache-oblivious structures involves the sizing of subboxes and our use of the middle buffer.
If the x-box matched typical structures, then an x-box with an input buffer of size x and an output
buffer of size x l + a would have a middle buffer of size rx lc -+- , not the x 1+ ,/ 2 that we use. That is
to say, it natural natural to size the buffers such that a size-x input buffer is followed by a size-xi
middle buffer for some 6, and a size-y = xj middle buffer is followed by a size-y6 = 2 output
buffer. Our choice of sizes causes the data structure to be more topheavy than usual, a feature which
facilitates obtaining an optimal query/update tradeoff.
10.2 Sizing an x-box
An x-box stores the following fields, in order, in a fixed contiguous region of memory.
1. A counter of the number of elements stored in the x-box.
2. The top buffer.
3. Array of booleans indicating which upper-level subboxes are being used.
4. Array of upper-level subboxes, in an arbitrary order.
5. The middle buffer.
6. Array of booleans indicating which lower-level subboxes are being used.
7. Array of lower-level subboxes, in an arbitrary order.
8. The bottom buffer.
In particular, the entire contents of each vi--subbox are stored within the x-box itself. In order for
an x-box to occupy a fixed contiguous region of memory, we need a upper bound on the maximum
possible space usage of a box.
Lemma 10.1 The total space usage of an x-box is at most c x l +a for some constant c > 0.
Proof. The proof is by induction. An x-box contains three buffers of total size c'(x + x1+ a/2 +
x1+a ) < 3c'xl+, where c' is the constant necessary for each array entry (including information
about lookahead pointers, etc.). The boolean arrays use a total of at most (1/ 4 )x1/2 + /2 < CXl + a
space, giving us a running total of 4c'xl+a space. Finally, the subboxes by assumption use a total of
at most c(xz/2)l+a. -(1/2)x1/2+a/2 = (c/2)xl+a space. Setting c > 8c' yields a total space usage
of at most cx l+ . L
10.3 Operating an x-box
An x-box D supports two operations:
1. BATCH-INSERT(D, el, e2, ... , ee(x)): Insert E(x) keyed elements el, e2, .. ., eE(x) given as
a sorted array. BATCH-INSERT maintains lookahead pointers as previously described.
2. SEARCH(D, s, K): Return a pointer to an element with key n in the x-box D if such an
element exists. If no such element exists, return a pointer to K's predecessor in D's output
buffer, that is, the element located in D's output buffer with the largest key smaller than n.
We assume that we are given the nearest lookahead pointer s preceding a pointing into D's
input buffer: that is, s points to the sampled element (i.e., having an index that is a multiple
of 16) in D's input buffer that has the largest key not exceeding n.
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SEARCH
Searches are easiest. The operation SEARCH(D, s, r) starts by scanning D's input buffer at slot
s and continues until reaching an element with key n or until reaching slot s' where the key at
s' is larger than K. By assumption on lookahead pointers, this scan considers O(1) array slots.
If the scan finds an element with key n,, then we are done. Otherwise, we consider the nearest
lookahead or subbox pointer preceding slot s' - 1. We follow this pointer and search recursively in
the corresponding subbox. That recursive search returns a pointer in the subbox's output buffer. We
again reference the nearest lookahead pointer and jump to a point in the middle buffer. This process
continues, scanning a constant-size region in middle buffer, searching recursively in the lower-level
subbox, and scanning a constant-size region in the output buffer.
Lemma 10.2 For x > B, a SEARCH in an x-box costs 0((1 + a) log B x) memory transfers.
Proof. The search considers a constant-size region in the three buffers, for a total of 0(1) memory
transfers, and performs two recursive searches. Thus, the cost of a search can be described by the
recurrence S(x) = 2S(v/-) + O(1). Once x l + a = O(B), or equivalently x = O(B1/(1+)), an
entire x-box fits in a block, and no further recursions incur any other cost. Thus, we have a base
case of S(O(B 1/(1 +a))) = 0.
The recursion therefore proceeds with a nonzero cost for Ig Ig x- (1/1+a) Ig Ig O(B) levels, for
a total of 2 1g gx-(1/1 + ) lglgO(B) = (1 + a) g x/l Ig O(B) = 0((1 + a) logB x) memory transfers.
BATCH-INSERT overview
For clarity, we decompose BATCH-INSERT into several operations, including two new auxiliary
operations:
1. FLUSH(D): After this operation, all k elements in the x-box D are located in the first 6(k)
slots of D's output buffer. These elements occur in sorted order. The O() arises because of
the presence of lookahead pointers directed from the output buffer. The FLUSH operation is
an auxiliary operation used by the BATCH-INSERT.
2. SAMPLE-UP(D): This operation may only be invoked on an x-box that is entirely empty
except for its output buffer (as with one that has just been FLUSHed). The sampling process
is employed from the bottom up, creating subboxes as necessary, and placing the appropriate
lookahead pointers. The SAMPLE-UP operation is an auxiliary operations used by BATCH-
INSERT.
FLUSH
To FLUSH an x-box, first flush all the subboxes. Now consider the result. Elements can live in only
five possible places: the input buffer, the middle buffer, the output buffer, the upper-level subboxes'
output buffers, and the lower-level subboxes' output buffers. The elements are in sorted order in all
of the buffers. Moreover, as the upper-level (and lower-level) subboxes partition the key space, the
collection of upper-level subboxes' output buffers form a fragmented sorted list of elements. Thus,
after flushing all subboxes, moving all elements to the output buffer requires just a 5-way merge into
the output buffer. A constant-way merge can be performed in a linear number of memory transfers
in general, but here we have to deal with fragmentation.
When merging all the elements into the output buffer, we merge only real elements, not looka-
head pointers (except for the lookahead pointers that already occur in the output buffer). This step
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breaks the sampling structure of the data structure, which we will later resolve with the SAMPLE-UP
procedure.
When the flush completes, the input and middle buffers are entirely empty, and all subboxes are
deleted.3
Lemma 10.3 For x 1+ a > B, a FLUSH in an x-box costs O(xl+a/B) memory transfers.
Proof We can describe the flush by the recurrence
F(x) = O(xl+a/B) + O(x1 / 2 +a / 2) + 1xl/2+a/2F(x) ,
2
where the first term arises due to scanning all the buffers (i.e., the 5-way merge), the second term
arises from the random accesses both to load the first block of any of the subboxes and to jump
when scanning the concatenated list of output buffers, and the third term arises due to the recursive
flushing. When x 1+ a = O(M), the second term disappears as the entire x-box fits in memory, and
we thus need only pay for loading each block once. When applying a tall-cache assumption that
M = Q(B 2 ), it follows that the second term only occurs when x 1/ 2+ a / 2 = Q(B), and hence when
X1 / 2 +a / 2 -= xl+a/X1/2+/2 = x+la/Q(B) = O(xl+a/B). We thus have a total cost of
F(x) clxl+a/B + 1 1/2+a/2F(V ),
2
where cl is a constant hidden by the order notation.
We next prove that F(x) < cxl+a/B by induction. As a base case, when yl+a fits in memory,
the cost is F(y) = cyl+a/B as already noted, to load each block into memory once. Applying the
inductive hypothesis that F(y) _ cyl+a/B for some sufficiently large constant c and y < x, we
have F(x) < clxl+a/B + (1/2)x1 / 2+a/2 (cx1/ 2 /B) = cx1 1+a/B + (1/2)cxZ+a/2 /B. Setting
c > 2cl completes the proof. El
SAMPLE-UP
When invoking a SAMPLE-UP, we assume that the only elements in the x-box live in the output
buffer. In this state, there are no lookahead pointers to facilitate searches. The SAMPLE-UP recom-
putes the lookahead pointers, allowing future searches to be performed efficiently.
The SAMPLE-UP operates as follows. Suppose that the output buffer contains k < x l + a el-
ements. Then we create (k/16)/(x1/2 +a/2 /2) = k/8X1/ 2+a/ 2  Xl1/2 +a/ 2 /8 new lower-level
subboxes. Recall that this is half the number of available lower-level subboxes. We then assign
to each of these subboxes xl/ 2+/ 2 /2 of contiguous sampled pointers (thus filling half of their re-
spective output buffers), and recursively call SAMPLE-UP in the subboxes. Then, we sample from
the lower-level subboxes' input buffers to the middle buffer, and we sample the middle-buffer to
upper-level subboxes in a similar fashion. Finally, we sample the upper-level subboxes up to the
input buffer.
Lemma 10.4 A SAMPLE-UP in an x-box, for xl +a > B, costs O(xl+a/B).
Proof The proof is virtually identical to the proof for FLUSH. The recurrence is the same (in
fact, it is better here because we can guarantee that the subboxes are, in fact, contiguous). OE
3In fact, the subboxes use a fixed memory footprint, so they are simply marked as deleted.
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BATCH-INSERT
The BATCH-INSERT operation takes as input a sorted array of elements to insert. In particular,
when inserting into an x-box D, a BATCH-INSERT inserts E(x) elements. For conciseness, let us
say that the constant hidden by the theta notation is 1/2. First, merge the inserted elements into D's
input buffer, and increment the counter of elements contained in D by (1/2)x. For simplicity, also
remove the lookahead pointers during this step. We will readd them later.
Then, (implicitly) partition the input buffer according to the ranges owned by each of the upper-
level subboxes. If any partition contains at least (1/2)v elements remove those elements from
D's input buffer and insert them recursively into the appropriate subbox. If performing a recursive
insert would cause the number of elements in the subbox to exceed (1/2) 1+c first "split" the
subbox. A "split" entails first FLUSHing the subbox, creating a new subbox, moving the larger half
of the elements from the old subbox's output buffer to the new subbox's output buffer (involving two
scans), and calling SAMPLE-UP on both subboxes, and updating the counter recording the number
of elements in each subbox to reflect the number of real elements in each.
Observe that after all the recursions occur, the number of elements in D's input buffer is at most
(1/2)v - (1/4) /x = (1/8)x, as otherwise more elements would have moved down to a subbox.
After moving element from the input buffer to the upper-level subboxes, resample from the
upper-level subboxes' input buffers into D's input buffer. Note that the number of lookahead point-
ers introduced into the input buffer is at most (1/16) •f- (1/4) vY. When combining the number
of lookahead pointers with the number of real elements, we see that D's input buffer is far less than
half full, and hence it can accommodate the next insertion.
When a split causes the last available subbox to be allocated, we merge all input and upper-level
elements into the middle buffer. We do so by first FLUSHing all the upper-level subboxes, and then
merging into the middle buffer (similarly to how is done in the full FLUSH). We then perform a
similar movement from the middle buffer to the lower-level subboxes as we did for the input buffer
to upper-level subboxes. When the last lower-level subbox is allocated, we move elements to the
output buffer and perform a similar sampling. After the lower-level recursive insertions complete,
we sample into output buffers of the upper-level subboxes and call SAMPLE-UP on each of these
subboxes. We then sample from the input buffers of the upper-level subboxes to D's input buffer.
Observe that the upper-level subboxes' output buffers collectively contain at most (1/16) x1+ /2
lookahead pointers. Moreover, after elements are moved into the middle buffer, these are the only
elements in the upper-level subboxes. Because all subboxes remain at least half full, and these
subboxes can accommodate (1/4)x 1+ / 2 elements in total, there must be at least (1/8)x 1+ / 2 -
(1/16)x 1+ a/ 2 = Q(x 1+ / 2) insertions into D between moves into the middle buffer. A similar
argument shows that there must be at least Q(x 1+ c ) insertions into D between insertions into the
output buffer.
Theorem 10.5 A BATCH-INSERT into an x-box, with x > B, costs an amortized O((1 +
a) logB(x)/B 2/( 2+a)) memory transfers per element.
Proof An insert has several costs per element. First, there is the cost of merging into the input
array, which is simply 0(1/B) per element. Next, each element is inserted recursively into a top-
level subbox. These recursive insertions entail random accesses to load the first block of each
of the subboxes. Then these subboxes must be sampled, which is dominated by the cost of the
aforementioned random accesses and scans. An element may also contribute to a split of a subbox,
but each split may be amortized against (x 1/2+a/2) insertions. Then we must also consider the
cost of moving elements from the upper-level subboxes to the middle buffer, but this movement may
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be amortized against the Q(xz1+ a / 2 ) elements being moved. Finally, there are similar costs among
the lower-level subboxes.
Let us consider the cost of the random accesses more closely. If all of the upper-level sub-
boxes fit into memory, then the cost of random accesses is actually the minimum of performing
the random accesses or loading the entire upper-level into memory. For the upper-level, we denote
this value by UpperRA(x). We thus have UpperRA(x) = 0((1/4)x1 / 2) if X l + a / 2 =- (M),
and UpperRA(x) = O(min{(1/4) 1 / 2 , x1+a/2 /B}) if x 1+a/ 2 = O(M). In fact, we are re-
ally concerned with UpperRA(x)/x, as the random accesses can be amortized against the x ele-
ments inserted. We analyze the two cases separately, and we assume the tall-cache assumption that
M> B 2
1. Suppose that x 1+ a / 2 - Q(M). Then we have x 1+ a/2 - 2(B2 ) by the tall-cache as-
sumption, and hence x 1/ 2 - Q(B 2/( 2+a)). It follows that UpperRA(x)/x = O(1/ ) =
0(1/B 2/(2+a).
2. Suppose that x 1+ a/ 2 - O(M). We have two subcases here. If x > B 2 /(l + a ) , then we
have a cost of at most UpperRA(x)/x = O(xl/ 2/x) - O(1/B 1/(l+a)). If, on the other
hand, x < B 2/( 1+a ), then we have UpperRA(x)/x = O(xl+a/2 /Bx) = O(xa/2 B) -
O(B a / (l + a ) / B ) = O(1/Bl1/(+a)).
Because 1/B 2 /(2 +a ) > 1/B 1/(1 + a ), we conclude that UpperRA(x)/x = O(1/B2/(2+a)).
We must also consider the cost of random accesses into the lower-level subboxes, which
can be amortized against the x 1+a / 2 elements moved. A similar case analysis shows that
LowerRA(x)/xl1+/ 2 - O(1/B1/(l+a)).
We thus have a total insertion cost of
I(x) - O +0 UppeA() +I(/-)+ +O
= 0 B ( +) ( UpperRA(x) ) + () +0 F(V-) 0FX1/2+a/2 ) +a/2
(l+a/2/B + (LowerRA(x) +r'VX) ( F(  )
X+a/2 xl+a/2 +1/2+a/2/2+/2 x1//
+0 (x1/2+a/2F(vl)) + xl+/B
Xl+a Xl+a
= 0(1/B)+O UpperRA(x) +O0 / LowerRA(x) +0 F() +)+2I(V-
X Xl+Q/2 Xl/2+a/2
( x12+l/2
- (1/B) + O(1/B 2/( 2+a)) + O(1/B 1/( + )) + 0 (1/2+/2 + 2 I(/-)
- O(1/B 2/( 2 +) + 2 I( )
As we charge loading the first block of a subbox to an insert into the parent, we have a base case
of I(O(B1/ (1+a )) = 0, i.e., when the x-box fits into a single block. Solving the recurrence, we get
a per element cost of 0(1/B 2 /(2+c)) at lg Ig x - (1/1 +a) g I 0g O(B) levels of recursion, and hence
a total cost of O(21gg x-(1/1+a) lglgO(B)/B 2 / ( 2 + ) ) = O0 (((1 + a) lgx)/(B2/( 2+ a ) lg O(B))) =
0((1 + a) log (x) /B 2 /(2+a)). ii
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10.4 Building a dictionary out of x-boxes
The xDict data structure consists of logl+, log 2 N + 1 x-boxes of doubly increasing size. Specif-
ically, for 0 < i < log1 +a log 2 N, the ith box has x = 2 (1+ca) . The x-boxes are linked together
by incorporating into the ith box's output buffer the lookahead pointers corresponding to a sample
from the (i + 1)th box's input buffer.
We can define the operations on an xDict in terms of x-box operations. To insert an element
into an xDict, we simply insert it into the smallest x-box (i = 0), which has x = 0(1) so supports
individual element insertions. When the ith box reaches capacity (containing 2 (1+a)i elements), we
FLUSH it, insert all of its elements (contained in its output buffer) into the (i + 1)th box, and empty
the ith box's output buffer. This process terminates after performing a batch insert into the jth box
if the jth box is the first box that can accommodate the elements (having not yet reached capacity).
At this point, all boxes preceding the jth box are entirely empty. We next rebuild the lookahead
starting from the (j - 1)th box down to the Oth box by sampling from the (i + 1)th box's input
buffer into the ith box's output buffer and then calling SAMPLE-UP on the ith box. As elements are
first inserted into the Oth box and eventually move through all boxes, our insertion analysis accounts
for an insertion into each box for each element inserted.
To search in the xDict, we simply search in each of the x-boxes, and return the closest match.
Specifically, we search the boxes in order from smallest to largest. If the element is not found in the
ith box, we have a pointer into the ith box's output buffer. We use this pointer to find an appropriate
lookahead pointer into the (i + 1)th box's input buffer, and begin the search from that point.
The performance of the xDict is essentially a geometric series:
Theorem 10.6 The xDict supports searches in 0( ((1 + a)2 a) logB (N/M)) memory transfers and
(single-element) inserts in O(( (1 + a) 2 /) (lgB (N/M))/B 2/( 2+0) ) amortized memory transfers.
Proof A simple upper bound on the search cost is
log1 + a log 2 N O 1gl+, log2 N
S O(( + a) logs(21+')) 0 O g B (1 + a)i
i=0 i=0
S((1 + a) IgN 1
a
The above analysis, however, exploits only a constant number of cache blocks. By preloading
into cache all the smallest x-boxes that fit, the first 0(((1 + a) 2 /a) logB M) of the search cost is
actually free, resulting in a search cost of 0(((1 + a) 2/a)(logB(N/M))/B 2/(2+,)). The cache-
oblivious model allows us to assume an optimal paging strategy, and caching the top of the structure
is no better than optimal.
The analysis for insertions is identical except that all costs are multiplied by O(1/B 2/(2+a)). L
Corollary 10.7 For any e with 0 < e < 1, there exists a setting of a such that the
xDict supports searches in O((1/E)logB(N/M)) memory transfers and supports insertions in
O((1/eB1- ) logB((N/M))) amortized memory transfers.
Proof First off, we consider only E < 1/2 (rolling up a particular constant into the big-O
notation), as larger e only hurt the performance of inserts.
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Choose a = 2e/(1 - e), which gives B 2/( 2+ ,) = B 1- . Because e < 1/2, we have a < 2, so
we can eliminate the 1 + a terms from Theorem 10.6. We are thus left with the 1/a term, which
solves to 1/a = (1 - e)/(2e) = O(1/e). O]
10.5 Final notes
I did not address deletion in detail, but claim that it can be handed using standard techniques. For
example, to delete an element insert an anti-element with the same key value. In the course of
an operation, should a key value and its antivalue be discovered, they annihilate each other while
releasing potential which is used to remove them from the buffers they are in. Rebuilding the whole
structure when the number of deletions since the last rebuild is half of the structure ensures that the
total size does not get out of sync with the number of not-deleted items currently stored.
Another detail is that, to hold n items, an n-box may be created, which occupies up 0(nl+a) of
address space. However, only a linear amount of space is occupied and the layout described ensures
the unused space is at the end, so the amount of space is indeed linear.
166
i /;_(liijii~_r~___;~__:_I_____ _1__I__,____I__III___ii;l_~r~i.i---i~l~~ i~;~L)iii:~_~irii~i~~;-n=-~~-r~-~~~.I_?. ~____~_i*_-~~_-~ii:i~~I~
Chapter 11
The Worst Page-Replacement Policy
Since the early days of computer science, thousands of papers have been written on how to optimize
various components of the memory hierarchy. In these papers a recurrent question (at least four
decades old) is the following: Which page-replacement strategies are the best possible?
The point of this chapter is to address the reverse question: Which page-replacement strategies
are the worst possible? This chapter explores several ways to formulate this question. In some
of these formulations, the worst strategy is a new algorithm that (luckily) has little chance of ever
being implemented in software or silicon. In others, the worst strategy may be disturbingly familiar.
This chapter represents join work with Kunal Agrawal and Michael A. Bender, previously appearing
in [7]. Although this chapter is not entirely serious, the analyses may be interesting, and a theorem
in Section 11.3 roughly states that a direct-mapped cache is provably bad.
Let us proceed by formalizing the paging problem. The machine model for the paging problem
matches that of the I/O model [6] described in Chapter 7. That is, assume a two-level memory hier-
archy consisting of a small fast memory, the cache, and an arbitrarily large slow memory. Memory
is divided into unit-size blocks orpages. Exactly k pages fit in fast memory.' In order for a program
to access a memory location, the page containing that memory location must reside in fast memory.
Thus, as a program runs, it makes page requests. If a requested page is already in fast memory, then
the request is satisfied at no cost. Otherwise, the page must be transferred from slow to fast memory.
When the fast memory already holds k pages, one page from fast memory must be evicted to make
room for the new page. (The fast memory is initially empty, but once it fills up, it stays full.) The
cost of a program is measured in terms of the number of transfers. Whereas the I/O model assumes
that the eviction choices are optimal, the paging problem considers the page-eviction strategy.
The objective of the paging problem is to minimize the number of page transfers by optimizing
which pages should be evicted on each page requests. When all page requests are known a priori
(the offline problem), then the optimal strategy, proposed by Belady, is to replace the page whose
next request occurs furthest in the future [31].
More recent work has focused on the online problem, in which the paging algorithm must con-
tinually decide which pages to evict without prior knowledge of future page requests. Sleator and
Tarjan introduce competitive analysis [181] to analyze online strategies. Let A((a) represent the cost
incurred by the algorithm A on the request sequence a, and let OPT(u) be the cost incurred by the
optimal offline strategy on the same sequence. For a minimization problem, we say that an online
'I am using k here instead of the equivalent M/B in Chapter 7 to more closely match the notation in the literature for
this topic area.
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strategy A is c-competitive if there exists a constant 3 such that for every input sequence a,
A(o) < c-OPT(a) + 3 .
Sleator and Tarjan prove that there is no online strategy for page replacement that is better
than k-competitive, where k is the memory size. Moreover, they show that the least-recently-used
(LRU) strategy, in which the page chosen for eviction is always the one requested least recently, is
k-competitive. If the online strategy operates on a memory that is twice the size of that used by the
offline strategy, they show that LRU is 2-competitive. Since this seminal result, many subsequent
papers have analyzed paging algorithms using competitive analysis and its variations. Irani [122]
gives a good study of many of these approaches.
Page-replacement strategies are used at multiple levels of the memory hierarchy. Between main
memory and disk, memory transfers are called page faults, and between cache and main memory,
they are cache misses. There are other differences in between levels besides mere terminology. In
particular, because caches must be fast, a cache memory block, called a cache line, can only be
stored in one or a limited number x of cache locations. The cache is then called direct mapped or
x-way-associative, respectively. There have been several recent algorithmic papers showing how
caches with limited associativity can use hashing techniques to acquire the power of caches with
unlimited associativity [98, 177].
I now describe what I mean by the worst page-replacement stategy. First of all, this chapter
considers only "reasonable" paging strategies. A strategy is reasonable if it is only allowed to evict
a page from fast memory when
1. an eviction is necessary to service a new page request, i.e., when the fast memory is full, and
2. the evicted page is replaced by the currently requested page.
Without this reasonableness restriction a paging strategy could perform poorly by preemptively
evicting all pages from fast memory. In contrast, this chapter explores strategies that somehow try
to do the right thing, but just fail miserably.
Thus, the pessimal-cache problem is as follows: identify replacement strategies that maximize
the number of memory transfers, no matter how efficiently code happens to be optimized for the
memory system.
As with traditional paging problems, the pessimal-cache problem is analyzed using competitive
analysis. Since we now have a maximization problem, the definition of competitive is slightly
different: An online algorithm A is c-competitive if there exists a constant 3 such that for every
input sequence a,
1
A(a) > -_. OPT(a) -P .
-c
An input sequence a consists of a sequence of page requests. 2 The objective of the online
algorithm A is to maximize the number of page faults on the input sequence, and OPT is the offline
strategy that maximizes the total number of page faults.
Since the pessimal-cache problem turns the traditional problem on its head, terminology may
now seem backwards. Optimal now means optimally bad from a traditional point of view. The
adversary is trying to give us an input sequence for which we do not have many more page faults
than OPT. Thus, in some sense, the adversary is our friend, who is looking out for our own good,
whereas we are trying to indulge in bad behavior.
2If a page is requested repeatedly without any other page being interleaved, all strategies have no choice, and there is
no page fault on any but the first access. Thus, we consider only sequences in which the same page is repeated only when
another page is accessed in between.
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Note that the pessimal-cache problem still assigns cost in the same way, and thus counts com-
petitiveness in terms of the number of misses and not the number of hits. We leave the problem
in this form because OPT may have no hits, whereas even the best online strategies have infinitely
many.
The remainder of this chapter is organized as follows. Section 11.1 provides lower bounds for
the pessimal-cache problem. Section 11.1 shows that there is no deterministic, competitive, online
algorithm for the pessimal-cache problem. Moreover, there is no (randomized) algorithm better
than k-competitive. Section 11.2 gives an algorithm that is expected k-competitive, and hence
optimal for the pessimal-cache problem. Since this strategy exhibits a 1/k fraction of the maximum
number of page faults on every input sequence, this strategy is the worst page-replacement strategy.
Finally, Section 11.3 examines page-replacement strategies for caches with limited associativity.
This section roughly states that page-replacement strategy employed by direct-mapped caches is
the worst possible, under the assumption that page locations are random.
11.1 Lower bounds
This section gives lower bounds on the competitiveness of the pessimal-cache problem. There are
two main lemmas in this section. The first lemma states that no deterministic strategy is competitive.
The second lemma, concerning randomized strategies, states that no strategy can be better than k-
competitive, where k is the fast-memory size.
The following lemma states that there is no deterministic online strategy that is competitive with
the offline strategy.
Lemma 11.1 Consider any deterministic strategy A for the pessimal-cache problem with fast-
memory size k > 2. For any E > 0 and constant 3, there exists an input sequence a such that
A(a) < e -OPT(a) - /.
Proof Consider a sequence o that begins by requesting pages Vi, v2 ,..., vk+l. While the first
k pages are requested, all strategies have no choice and have a fast-memory containing pages
vl, ... , vk. At the time Vk+1 is requested, one of the pages must be evicted from fast memory.
Suppose that the deterministic strategy chooses to evict page vi. Then for any j with 1 < j 5 k and
i y j, consider the sequence a = v1 , v2 ,..., Vk+l, vj, Vk+1, , V, k+1,... that alternates between
vk+1 and vj. Since the deterministic strategy has vl,..., vk in fast memory when vk+1 is requested,
and vi 7 vj is evicted, both vj and vk+l are in fast memory after the request. Thus, all future
requests are to pages already in fast memory, and this strategy does not incur any more page faults
after the first k + 1. The offline strategy OPT, on the other hand, still incurs a page fault on every
request by evicting page vj when vk+1 is requested and vice versa. Extending the length of the
sequence proves the lemma. O
Lemma 11.1 also holds even in the presence of resource deaugmentation, where the online
strategy runs with a smaller fast memory of size kon > 2 and offline optimal strategy runs with a
larger fast memory of size koff kon.3 Even so, there is still no competitive deterministic strategy.
The same proof still applies with the same sequence-the proof just relies on the fact that there are
two particular pages in the fast memory of the online algorithm.
Let us now turn our attention to randomized strategies with an oblivious adversary, meaning
that the adversary must choose the entire input sequence before seeing the result of any of the coin
3Note that resource deaugmentation in the pessimal-cache problem is the analog of resource augmentation in the
classical problem, in which the online algorithm has a larger cache than the offline algorithm.
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tosses used by the randomized algorithm. Note that in the presence of a nonoblivious adversary,,
randomization does not provide extra power for pessimal-cache problem.
The following lemma states that no randomized strategy is better than expected k-competitive
when both the online and offline strategies have the same fast-memory size k. Moreover, when the
offline strategy uses a fast memory of size kff and the online strategy has a fast memory of size
kon _ koff, no online strategy is better than koff / (koff - kon + 1).
Lemma 11.2 Let koff be the fast memory size of the offline strategy and kon (with 1 < kon _ kog)
be the fast memory size of the online strategy. Consider any (randomized) online strategy A. For any
c < koff /(koff-kon +1) and constant 3, there exists an input a such that E[A(u)] < 1 -OPT(a)-.
Proof. The proof is similar to that of Lemma 11.1. After the (koff + 1)st page request Vkff +1,
the online algorithm A has ko,, pages in fast memory. Page Vkf +l is definitely in fast memory. Of
the remaining koff pages requested so far, ko, - 1 are in A's fast memory.
Now let vj be a randomly selected page from vl,..., Vkog. - Page vj is in
A's fast memory with probability (kon - l)/kof. Now consider the sequence
Vi, .. ., koff Vkff+1,Vj, Vkoff+1 ,Vj, Vkog++1, .... With probability (kon - l)/koff, page vj is
still in fast memory after Vkof+1 is requested. In this case, no future page requests cause page
faults, giving the online strategy a total of koff + 1 page faults. With probability (koff - kon + 1) /koff,
vj is not in memory, and the strategy may be able to attain the optimal £ page faults, where £ is the
length of the sequence following the first request for Vkof+1. Thus, the expected number of page
faults is at most (koff + 1) + (koff - kon + 1)/koff, whereas the offline strategy attains (k + 1) + f.
Choosing a long enough sequence proves the lemma. I
11.2 Most-recently used
This section describes two k-competitive strategies for the pessimal-cache problem. The first strat-
egy uses one step of randomization followed by the deterministic "most-recently-used" (MRU)
heuristic. The second strategy uses more randomization to achieve the optimal result even when the
offline and online strategies have different fast-memory sizes.
Since least-recently-used (LRU) is k-competitive and optimally competitive for traditional pag-
ing, it is natural to explore the reverse strategy for the pessimal-cache problem. The most-recently-
used (MRU) heuristic always evicts the page in fast memory that was used most frequently. It might
be reasonable to expect MRU to be k-competitive for the pessimal-cache problem. MRU, however,
is deterministic, and Lemma 11.1 states that no deterministic strategy can be competitive.
Instead, consider a natural variation on MRU, which we call randomized MRU. In randomized
MRU, the first page evicted is chosen at random. (Recall that this first eviction happens when the
(k+1)th distinct page is requested.) All subsequent evictions follow the MRU strategy. Randomized
MRU gets around the alternating-page request sequence used to prove lower bounds in Lemmas
11.1 and 11.2. The following lemma shows that MRU keeps a (slightly) random set of pages in fast
memory.
Lemma 11.3 Let k be the size offast memory (for both online and offline strategies), and consider
any request sequence a. After the (k + 1)st distinct page is requested, randomized MRU guarantees
that there are k pages each having probability exactly 1 - 1/k of being in fast memory, and there
is one page, the most-recently-used page, that has probability 1 of being in fast memory. All other
pages are definitely not in fast memory.
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Proof We prove the claim by induction on the requests over time.
The base case occurs when the (k + 1)st distinct page is requested, which causes the first
eviction. Since there are k pages in fast memory at the time that the (k + 1)st distinct page is
requested, and one is chosen to be evicted at random, the claim holds for the base case.
Suppose that the claim holds up until the tth request. Assume that the next request is for page
vi. There are several cases.
Case 1. Suppose that vi is definitely not in fast memory. Then the most-recently-used page vj
is evicted, and hence vi is definitely in fast memory and vj is definitely not.
Case 2. Suppose that vi is in fast memory with probability 1. Then none of the probabilities
change.
Case 3. Suppose that vi is in fast memory with probability 1 - 1/k and that vj is the most-
recently-used page. Then with probability 1/k we have vi not in fast memory, and hence the request
for vi evicts vj. Otherwise, vj stays in fast memory. Thus, the probability that vj is in fast memory
is 1 - 1/k, and the probability that the most recently used page vi is in fast memory is 1.
The probability of any other page (other than the ones mentioned in the appropriate case) being
in fast memory is unchanged across the request. O
The following theorem states that randomized MRU is k-competitive, where k is the size of fast
memory.
Theorem 11.4 Randomized MRU is expected k-competitive, where k is the size offast memory.
Proof. Consider any input sequence o. If sequence a contains requests to fewer than k + 1
distinct pages, then randomized MRU has at the same number of page faults as the offline strategy
OPT (Both strategies have page faults only the first time each distinct page is requested.) Consider
any request after the first (k + 1)st distinct page is requested. If the request is for the most-recently-
used page, then neither OPT nor randomized MRU have a page fault, since that page must be in fast
memory. Otherwise, OPT causes a page fault. By Lemma 11.3, randomized MRU incurs a page
fault with probability at least 1/k. Specifically, MRU incurs a fault with exactly probability 1/k for
any of k pages and probability 1 for any of the other pages. Thus, in expectation, randomized MRU
incurs at least 1/k page faults for each page fault incurred by OPT. O
This result for randomized MRU is not quite analogous to the result of Sleator and Tarjan's [181]
result for LRU. It is true that LRU is k-competitive for the traditional paging problem, and random-
ized MRU is k-competitive for the pessimal-cache problem. However, LRU also has good perfor-
mance with resource augmentation. Specifically, if LRU has a fast memory of size k and the offline
strategy has a fast memory size (1 - 1/c)k, then LRU is c-competitive. In particular, if the LRU
has twice the fast memory of offline, then LRU is 2-competitive. The above result for the pessimal-
cache problem does not generalize in the same way-the competitive ratio depends only on the size
of randomized MRU's fast memory. If randomized MRU has a size-k fast memory and the offline
strategy has a size 2k fast memory, then randomized MRU is still only k-competitive.
A more powerful MRU-based algorithm, which we call reservoir MRU, achieves a better com-
petitive ratio for the case of resource deaugmentation. As before, let kff and k,,on < kff be the
sizes of the offline and online's fast memory, respectively.
The main idea of reservoir MRU is to keep a reservoir of ko,, - 1 pages, where each previously-
requested page resides in the reservoir with equal probability. (This technique is based on Vitter's
reservoir sampling [194].) Reservoir MRU works as follows. For the first k,,on distinct requests,
the fast memory is not full, and thus there are no evictions. Subsequently, if there is a request for
a previously-requested page vi, and the page is not in memory, then the most-recently requested
page is evicted. Otherwise, when the nth new page is requested, for any n > kon, with probability
171
1 - (kon - 1)/(n - 1), the most recently requested page is evicted. Otherwise, the page to evict
(other than the most-recently-used page) is chosen uniformly at random.
Reservoir MRU has an invariant that is a generalization of Lemma 11.3. After any request, the
page that was requested most recently has probability 1 of being in fast memory. All other n - 1
pages have probability (kon - 1)/(n - 1) probability of being in fast memory.
Lemma 11.5 Let koff and k,,on kff be the fast memory sizes of the offline strategy and of
reservoir MRU, respectively. Consider any page-request sequence a to reservoir MRU. After the
n > konth distinct page is requested, there is a single page, the most-recently-used page, that
has probability 1 of being in fast memory. All other previously requested pages have probability
(kon - 1)/(n - 1) of being in fast memory.
Proof The proof is by induction on the requests, and is reminiscent of the proof of Lemma 11.3.
After the (kon + 1)th distinct request, the (kon + 1)th page is definitely in fast memory, and one
page randomly chosen has been evicted. Reservoir MRU evicts the most recently used page with
probability 1 - (kon - 1)/kon = 1/kon and all other page with the same probability. Thus, every
page, except the last one has probability 1 - 1/kon of being in fast memory, and the lemma holds
for the base case.
Consider a request for page vi after the nth distinct page has been requested. Assume by induc-
tion that the most-recently-used page vj is definitely in fact memory and that all other n - 1 pages
are in fast memory with probability (kon - 1)/(n - 1). There are several cases.
Case 1. Suppose that page vi = vj, i.e., vj is in fast memory with probability 1. Then none of
the probabilities change.
Case 2. Suppose that page vi has been previously requested, but vi 0 vj. If vi is already in fast
memory then nothing is evicted. Otherwise, by the properties of reservoir MRU, page vj is evicted.
Since vi was in fast memory with probability (kon - 1)/(n - 1), page vj is evicted with probability
1 - (kon - 1)/(n - 1) and remains in fast memory with probability (kon - 1)/(n - 1). None of
the probabilities for pages other than vi and vj change.
Case 3. Suppose that page vi has never been requested before, that is, vi is the (n + 1)st distinct
request. By the properties of reservoir MRU, the most-recently-used page vj (which is definitely
in fast memory) is evicted with probability 1 - (kon - 1)/n and remains in fast memory with
probability (kon - 1)/n. Thus, the probability that vj is in fast memory is at the desired value.
The probability that each additional page is in shared memory now also needs to decrease since
the number of distinct pages has increased by one. Since with probability (kon - 1)/n, a random
page from the other kon - 1 pages is evicted from fast memory, each page in fast memory is evicted
with probability 1/n. The probability that any page is in fast memory after this process is the
probability that the page was in a fast memory before the (n + 1)st distinct page request times the
probability that the page was not evicted by this request, which is (kon - 1)/(n - 1)(1 - 1/n) =
(kon - 1)/n. Since the number of distinct pages requested is now n+ 1, this probability also matches
the lemma statement. ]E
The previous lemma is employed by the following theorem to prove a better competitive ration
for reservoir MRU in the case of resource deaugmentation.
Theorem 11.6 Reservoir MRU is expected koff / (koff - kon + 1)-competitive, where koff is the size
offast memory of the offline strategy, and kon < koff is the size offast memory for reservoir MRU.
Proof Before koff distinct requests, reservoir MRU has at least as many page faults as the offline
strategy. And after this point, each time the offline strategy has a page fault, since n > koff, reservoir
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MRU incurs a page fault with probability at least 1 - (kon - l)/koff from Lemma 11.5. LO
This theorem means that when the offline strategy and reservoir MRU have the same fast-
memory size k, reservoir MRU is k-competitive. When reservoir MRU has fast-memory size kon,,
and the offline strategy has fast-memory size (1 + 1/c)k,,o, reservoir MRU is (c + 1)-competitive. 4
Reservoir MRU requires some additional state - in particular, it needs one bit per page to
indicate whether the page has been requested before. Consequently, if the sequence requests n
distinct pages, then reservoir MRU employs O(n) extra bits of state. In contrast, Achlioptas et.
al.'s [3] optimal randomized algorithm for the page-replacement problem requires only O(k 2 log k)
extra bits of state. The extra state is unavoidable for reservoir MRU, however, because we must
know when n, the number of distinct pages, increases. Fortunately, these extra bits can be stored
in the slow memory, associated with each page-only the more reasonable O(log n) bits for the
counter storing n need be remembered by the algorithm at any given time.
11.3 Direct mapping
This section considers the page-replacement strategy used in direct-mapped caches. The main result
is that for the pessimal-cache problem, direct mapping is k-competitive under some assumptions
about the mapping strategy or about the layout in slow memory.
In a direct-mapping strategy (see, e.g., [117]) each page vi can be stored in only a single location
L(vi) in fast memory. Thus, in a direct-mapped cache, once the function L(vi) is chosen, there are
no algorithmic decisions to make: whenever a page vi is requested, we must evict the page that is
currently stored in location L(vi) and store vi there instead.
This section shows that if L(vi) is randomly chosen for each vi, then direct mapping is k-
competitive with the optimal offline strategy (with no direct-mapped restrictions).
In fact, typically in real caches, the function L(vi) is determined by the low-order bits in the
address of vi in slow memory; it is not random. If each page vi is stored in a random memory address
in slow memory, however, then the following theorem still applies. While it is often unrealistic to
assume that each page vi is randomly stored, this approach was also used in [98, 177] to enable
direct-mapped caches to simulate caches with no restrictions on associativity.
A direct mapping is not a reasonable strategy when compared with the optimal offline strategy
with no mapping restrictions. In particular, a direct-mapped fast memory may evict a page before
the rest of the fast memory is full. However, since caches with limited associativity are so common,
it is of interest to explore this special case.
The following theorem states that direct mapping is competitive with the optimal offline strategy
for the pessimal-cache problem.
Theorem 11.7 Direct-mapping is k-competitive, where k is the fast-memory size of the both be the
direct-mapping and offline strategies.
Proof We claim that if a particular page vi is requested many times and the offline strategy
incurs a page fault on £ of these requests, then direct mapping incurs at least £/k page faults on vi
in expectation. We prove this claim by induction on the number of requests to vi.
The first time that vi is requested, there is a page fault. If vi is requested again immediately
(without any interleaving page requests), then both strategies have the page in fast memory. If vi is
requested again after another page is requested, then the offline strategy may have a page fault. The
4In fact, the offline strategy can have a slightly smaller memory-with size [(1 + 1/c)(ko,, - 1)1-and we still attain
the (c + 1)-competitiveness.
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direct-mapping strategy incurs a page fault with probability at least 1/k, because at least one page
vj is requested between vi requests, and this page vj has a 1/k probability of evicting vi from fast
memory. O
11.4 Concluding remarks
For the pessimal-cache problem, randomization is necessary to achieve any competitive ratio, and
the best competitive ratio without resource deaugmentation is k. In contrast, for the original paging
problem, deterministic strategies can be k-competitive [181], and upper [3, 92, 151] and lower [92]
bounds of E(log k) exist for randomized strategies against oblivious adversaries.
In this chapter, competitive ratios are k or larger; is there some model in which the competitive
ratio is smaller? Essentially, I am trying to get a better definition of reasonable strategies giving the
adversary just the right amount of power. This concept is similar to many approaches for the original
page-replacement problem - for example, the graph-theoretic approach [58] tries to better model
locality. Unfortunately, the traditional approaches seem to have little impact for the pessimal-cache
problem. For example, looking at access patterns matching a graph, little can be said even if the
graph is just a simple line. Adding power like lookahead to the online strategy, on the other hand,
trivializes the problem since the optimal offline strategy can be implemented with a lookahead of 1.
It would be nice to come up with a more accurate model that allows us to beat k-competitiveness.
It is interesting that direct-mapped cache is optimally bad when the program shows no locality
(i.e., as in a multiprogrammed environment). In this model, however, we cannot show anything
about the badness of a 2-way (or, more generally, c-way) set-associative cache using LRU. In par-
ticular, the LRU subcomponent forces the cache to make the "right" choice for eviction, and the
sequence ping-ponging between two pages is sufficient to guarantee no future misses.
One way of weakening the adversary is to restrict the definition of "reasonable" strategies by
disallowing the eviction of the most (or perhaps the c most) recently used pages. This restriction
forces the cache to model some small amount of locality, since, after all, that is the purpose of
the cache. This modification of the problem has the nice property that it allows us to analyze the
pessimal-cache problem for a c-way set-associative cache. In particular, a 2-way set-associative
cache is roughly k2-competitive for the pessimal-cache problem. This result appears to generalize
for c-way set-associative caches as well.
It would nice to see if anything from this chapter applies to other problems, or generalizations
of the paging problem, like the k-servers on a line problem, for example.
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Chapter 12
Incremental Topological Ordering
Let G = (V, E) be a directed acyclic graph (dag) with n = IVI and m = IEl. We say that a total
ordering -< on vertices V is a topological ordering if for every edge (u, v) E E, we have u -< v.
Given a specific dag G, there are two well-known approaches for finding a topological ordering in
O(n + m), either by depth-first search, or by repeated deletion of vertices with no incoming edges.
This chapter addresses an incremental variant of this problem, which arises in a variety of con-
texts, including compilers [148, 164], deadlock detection [32], pointer analysis [166, 167], and in-
cremental circuit evaluation [13]. This chapter represents joint work with Michael A. Bender, Seth
Gilbert, and Robert E. Tarjan, most of which previously appeared in [46].
In the problem of incremental topological ordering, the goal is to maintain a topological ordering
even as edges are added to the graph. Initially, the graph G is unknown; edges are added one at a
time. After each edge addition, we must recalculate a valid topological ordering. More specifically,
the goal is to maintain a data structure that supports two operations: (1) edge insertions, in which
a new edge is added to the graph G; and (2) queries of the form: "Does u come before v in the
topological ordering?"' In this chapter, as well as in previous work, queries are answered in 0(1)
time; the key question is how fast can edge insertions be processed?
Prior work
The simplest solution to the problem of incremental topological ordering is to recalculate a new
ordering after each edge insertion, resulting in O(n(m + n)) time for m edge insertions. In recent
years, there have been several significant improvements. Marchetti-Spaccamela et al. [149] gave
the first nontrivial solution, handling m insertions in a total of O(mn) time. Alpern et al. [13]
gave an algorithm that performs well in a greedy sense: given a topological ordering and an edge
insertion, their algorithm performs (almost) the minimum amount of work possible to find a new
topological ordering. (This form of analysis, however, says little about the total time to perform m
edge insertions.) Katriel and Bodlaender [131 ] gave a variant of the algorithm introduced by Alpern
et al., which they show to run in O(min (m 3/2 log n, m 3/2 + n 2 log n}) time. They also showed
significantly better bounds for graphs of bounded treewidth. Liu and Chao [142] gave a tighter
analysis of the Katriel-Bodlaender algorithm, showing that it runs in O(m 3/2 + mn 1/2 log n) time.
Kavitha and Mathew [133] gave a slightly better variant taking O(m 3/2 + ml1/2n log n). Most
recently, Haeupler et al. [113,114] gave a variant of the Alpern et al. / Katriel-Bodlaender algorithm
that runs in time 0(m 3/2).
'Although there may be many valid topological orderings, all answers given by the data structure after the kth edge
insertion/deletion must be consistent with the same topological ordering.
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The algorithms mentioned thus far do no better than O(n3 ) for dense graphs where m = E(n 2).
Ajwani et al. [11] gave the first improvement for dense graphs, exhibiting an algorithm that runs in
O(n2.75) time for any number of edge insertions. Haeupler et al. [113,133] improved this algorithm,
resulting in a simpler algorithm requiring only O(n 2-5) time. This bound is not known to be tight,
however, so this algorithm's true running time could potentially match our own.
Pearce and Kelly [166] gave an algorithm that they showed to be fast in practice on random
sparse graphs, but that is provably worse than that Alpern et al. algorithm in the worst case. Ajwani
and Friedrich [10] proved that the Alpern et al., Katriel and Bodlaender, and Pearce and Kelly
algorithms all take expected time O(n2polylog(n)) for edges forming a complete graph inserted in
a random order.
The only nontrivial general lower bound that I am aware of is an (n log n) lower bound for
n - 1 edge insertions due to Ramalingam and Reps [172]. Katriel [130] gives an Q(n 2) lower bound
when m = O(n) for algorithms that explicitly maintain the rank of each vertex in the topological
order. Of known algorithms, this lower bound only applies to those algorithms that store the topo-
logical ordering in an array - those of Marchetti-Spaccamela et al., Pearce and Kelly, and Ajwani
et al. It does not apply to the algorithms in this chapter, nor does it apply to any of the sparse-graph
algorithms. Haeupler et al. [114] give an SQ(nml1/ 2) lower bound for algorithms that only update
the "affected region" of the topological ordering on an edge insertion. This lower bound applies to
all previous algorithms, but it does not apply to the algorithm given in this chapter.
Contributions
This chapter includes a new algorithm that takes O(n 2 log n) time to support any number of edge
insertions. The analysis is tight in that there exist graphs and edge-insertion sequences causing our
algorithm to run in E(n2 log n) time. This bound beats the O(n 2-5) bound of Haeupler et al. [113,
133] and beats the O(m 3/ 2) bound of Haeupler et al. [113, 114] whenever m > n4/3 log2/ 3 n. I
include an analysis of this algorithm in the RAM model (as is the case for all prior algorithms).
The approach here is quite different from previous algorithms. Typically, a topological ordering
is maintained explicitly as either a linked list or an array. When adding an edge (u, v), the algorithm
first checks whether u appears before or after v in the existing topological ordering; if u appears
after v, then the array or linked list is updated so that u precedes v in the ordering, as is required
by the insertion of edge (u, v). During the insertion, the algorithm modifies only vertices in the
"affected region" of the list/array, i.e., those vertices that lie between v and u. The key to these
algorithms is to efficiently discover which vertices in the affected region need to be moved.
This chapter's algorithm, by contrast, does not maintain an array or linked list, but instead
assigns a label to each vertex in the graph, reassigning labels as edges are inserted.2 The labels
induce a topological ordering on the dag and are also used to assist in efficient updates during edge
insertions.
Our data structure can be readily extended in various ways. First, it can be augmented to support
additional operations, such as queries of the form: "What is u's successor (or predecessor) in the
topological ordering?" (Such queries are supported by most previous algorithms.) Second, it can
be augmented to detect cycles in the graph G; we assume throughout this paper that the graph G is
acyclic; however, with a small amount of bookkeeping we can detect anomalous graphs. Finally, our
data structure can readily support edge deletions as well as edge insertions; however, performance
2Previous linked-list-based algorithms implicitly use labels to perform queries as part of an order-maintenance data
structure [33,81]. By contrast, our labels have semantic meaning within the graph itself and play akey role in determining
which vertices to update.
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guarantees apply only to executions consisting only of insertions. We comment on these extensions
in Section 12.2.
Chapter outline
The remainder of this chapter is organized as follows. First, Section 12.1 presents some preliminary
definitions, along with an overview of our approach for maintaining a topological ordering. As a
simple example of this approach, Section 12.1 provides an algorithm that achieves O(mn) running
time. Next, Section 12.2 presents a new algorithm in more detail that achieves the O(n 2 log n)
bound for maintaining the data structure. Finally, Section 12.3 includes and analysis of the algo-
rithm, and Section 12.4 contains some concluding remarks.
12.1 Basic strategy
This section describes a basic strategy for maintaining a topological ordering. This strategy can be
applied in a simple fashion to achieve an O(mn) algorithm for n vertices and m edge insertions.
While this bound is not new, it demonstrates a quite different approach. Section 12.2 shows how
this same basic approach can be more carefully applied to develop a more efficient algorithm that
yields running time O(n 2 log n).
Terminology
Given a dag G = (V, E), we say that a node u is a predecessor of a node v (and that v is a
successor of u), if there is a directed path from u to v in G. According to this definition, a node u is
a predecessor (and successor) of itself. When the edge (u, v) exists, we say that u is an immediate
predecessor of v (and v is an immediate successor of u).
Labels and orders
The main idea of the approach described in this chapter is to associate with each vertex u an (integer)
label L(u). These labels imply a total order in the natural way: if L(u) < L(v), then u -< v.
If L(u) = L(v), then break the tie in an arbitrary but consistent fashion, say, using the unique
identifiers of the vertices in question.
The ordering induced by the labels is a topological ordering as long as the labels are consistent
with the underlying dag. That is, whenever (u, v) is an edge in E, we have L(u) < L(v).
Labels are updated dynamically as edges are added to the graph. When adding edge (u, v),
update the label at v, if necessary, along with some subset of v's successors. The first step involves
determining whether the label of v needs to be increased. We refer to this process as visiting v. If
v's label needs to be increased, a new value of the label is chosen. After visiting a node v, perform
a truncated depth-first search on the dag, starting at v and visiting successors of v in turn. When
traversing an edge in the dag, we say that we are following the edge. Choosing when to follow
edges and how to update labels is at the heart of achieving an efficient algorithm.
A simple algorithm
As an example of how to apply this paradigm, consider a simple algorithm in which the label L(v)
represents the depth of v, where depth is defined as usual: if v has no immediate predecessors, then
L(v) = 0; otherwise, L(v) = maxu:(u,v)EE L(u) + 1. If each node is labelled with its depth, it is
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V1 Wl
Vk Wk
Figure 12-1: When the dotted edge is added, the depth of u increases by 1. The simple algorithm performs
E(k2) work, following edges (vi, wj) for all 1 < i, j < k.
clear that the labelling induces a topological ordering: if u precedes v in the dag G and u A v, then
L(u) < L(v).
Initially, as there are no edges in the graph G, L(u) = 0 for every vertex u. Every time an
edge is added to the dag, the labels on the vertices are updated to reflect the changes in depth
caused by the new edge. Specifically, when adding edge (u, v), compare the labels at u and v: if
L(u) < L(v), then the depth of v remains unchanged. If, however, L(u) 2 L(v), then update v's
label: L(v) - L(u) + 1. Then recursively follow all of v's outgoing edges, recursively performing
the same "update label/follow edges" procedure at each of v's immediate successors. When this
depth-first traversal terminates, each vertex is labelled with its depth in the graph.
There is a straightforward analysis of this algorithm. For each vertex u, the maximum depth is
n - 1, and hence L(u) < n - 1. Since labels/depth are nondecreasing, it follows that L(u) increases
at most n - 1 times, and thus the total cost of updating labels is O(n 2). The remaining cost comes
from following edges. (Recall that we may sometimes follow an edge (v, w) but not update the
label at w, as it is already sufficiently large.) Notice that the algorithm follows the edge (v, w) only
when (1) (v, w) is added, or (2) v's label increases. Since the label at v increases at most n - 1
times, each edge can be followed at most n times. We conclude that the total cost to insert m edges
is O(mn).
12.2 Algorithm for dense graphs
This section describes an O(n 2 log n) algorithm for incremental topological sort, which is based on
the basic strategy described in Section 12.1. The analysis appears in Section 12.3.
The example in Figure 12-1 demonstrates a shortcoming of the simple O(mn) algorithm. Con-
sider a bipartite clique with vertices v1 , v2, ... , Vk and wI, w2,..., wk, and an additional source
vertex u that has a directed edge to every vi. Consider an execution of the simple algorithm. When
the depth of u increases, the algorithm follows each outgoing edge (u, vi), and the label of each
vi also increases. Since vi's label increases, the algorithm also follows each edge (vi, wj). Thus,
whenever the depth of u increases, the algorithm follows all of the (k2) edges in the clique. Setting
k = O(n) and increasing the depth of u by one 8(n) times yields a total cost of O(n3 ).
The main goal of this section is to reduce the number of times that any particular vertex w is
visited, specifically, to bound the number of visits by O(n log n). (By contrast, the simple algorithm
may visit each node up to Q(n 2) times.)
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Key modifications
In order to achieve better performance, we make two key modifications to the simple algorithm.
First, do not blindly follow all outgoing edges from v whenever v's label increases. Instead, for
each edge (v, w), cache the value of w's label at v and only follow the edge (v, w) if the cached
information indicates that w's label needs to increase. Specifically, associate with each edge (v, w)
the value cache (v, w), which records the label of w as of the last time the algorithm followed edge
(v, w). Since labels are nondecreasing, cache(v, w) < L(w). Thus, do not follow (v, w) unless
L(v) > cache(v, w).
This first improvement alone does not improve the worst-case running time of the simple algo-
rithm, as exhibited again by the bipartite-clique example in Figure 12-1: after each edge insertion
completes, the cache at each edge leaving vi correctly records the depth of each node wj; however,
when vi increases by 1 on the next edge insertion, we must again follow all outgoing edges from vi.
The second modification is to use a more aggressive label-update rule. If we could update the
label of a node by a larger quantity (instead of incrementing it), then we could cache that larger value
and avoid unnecessary visits. However, we want to avoid increasing the label too much, which may
result in labels growing too big.
Thus, we no longer constrain the label of a node to represent its depth, as it is expensive to
maintain a node's precise depth. Rather, consider the label L(v) to approximate the total number
of predecessors (not just immediate) of v. (Notice that the depth of a node is a very loose lower
bound on the total number of predecessors.) That is, we assign a label L(v) such that 0 < L(v) <
Pred(v) < n, where Pred(v) is the total number of predecessors of v. (Of course, the labels also
must induce a valid topological order.)
When increasing v's label, the magnitude of the increase depends on the number of immediate
predecessors known to have large labels: the more predecessors of v that have large labels, the
higher the increase in label of v. This strategy captures the intuition that if a vertex has many
immediate predecessors with large labels, then it most likely has a very large number of predecessors
(immediate or otherwise) in the dag. By increasing the label significantly, the number of updates is
reduced.
The dense algorithm
As previously noted, the improved dense-graph algorithm maintains the value L(v) (initially 0),
with 0 < L(v) < n. Associate with each edge (u, v) the value cache(u, v), which stores the (old)
value of L(v) when the algorithm last followed edge (u, v). (Note that the cached value may be out-
of-date, as L(v) may have increased since then). Organize all outgoing edges into a data structure
outgoing(v), which will be described later in this section.
Also associate with v a collection of counters N(v, j) and corresponding labels A(v, j), for
each j : 0 < j < lg(n), all initially 0. The jth counter N(v, j) satisfies the following invariant:
0 < N(v, j) < 2j+2. The label A(v, j) stores the value of v's label when N(v, j) was last reset
to 0. The N(v, j) counter counts the number of incoming edges (u, v) that, when last followed, had
2j - 1 < L(v)- L(u) < 2.
I now describe the algorithm in more detail. When inserting the edge (u, v) into the dag, proceed
as follows: (1) initialize cache(u, v) +- 0; (2) insert (u, v) into outgoing(u);, and (3) follow the
edge (u, v) as described by FOLLOW(u, v) in Figure 12-2. This procedure updates v's label and
other state, and then (selectively) calls FOLLOW (v, *) recursively on the ongoing edges of v.
When executing FOLLOW(u, v), first check whether L(u) < L(v). If not, increase L(v) by 1 in
line 2, thus ensuring that the resulting labelling induces a valid topological ordering.
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State maintained by each node u E V:
L(u), the label of u.
Vj e {0, 1, ... ,lgn} : N(u,j), a counter bounded by 2j +2
Vj E {0, 1, ... , Ig n : A(u, j), an old label of u.
Vv : (u, v) E E : cache(u, v), an old label of v.
outgoing (u), an array of outgoing edges.
FOLLOW(u, v)
1 ifL(u) > L(v)
2 then L(v)-- L(u) + 1
3 else > Check if v has sufficiently many immediate
> predecessors to increase its label.
4 j +- [lg(L(v) - L(u))]
5 N(v,j) +- N(v,j) + 1
6 if N(v, j) = 2j+2
7 then L(v) -- max(L(v), A(v, j) + 23 )
8 N(v, j) 0
9 A(v, j) L(v)
10 if L(v) has increased:
11 then for each (v, w) such that cache(v, w) < L(v)
12 do FOLLOW(V, w)
r> Done following the edge.
> Update (v, w) in u's outgoing edge set.
13 cache(u, v) +- L(v)
14 Update (u, v) in outgoing(u).
Figure 12-2: Pseudocode for updating labels, when following an edge in the dag. The triangles denote
comments. Each node v maintains four data structures: a label L(v), a counter N(v, j) and old label A(v, j)
for 0 < j < Ig(n), and an outgoing-edge set outgoing(v) organized by cache(v, w) - a cached version of
w's label.
If, on the other hand, we already have L(u) < L(v), then examine whether v should have its
label increased due to its counts of immediate predecessors. This step is where the label is increased
more aggressively than in Section 12.1.
First, find the magnitude of difference between L(u) and L(v) in line 4 - specifically, find the
smallest j such that L(v) - L(u) < 2J. Then, increment the corresponding counter N(v, j). If
the counter N(v, j) reaches its maximum value of 2 j+ 2 , then perform the "more aggressive" update
of v's label, increasing L(v) by up to 2j - 1 in line 7. Next, reset N(v, j) to 0 and record the
corresponding A(v, j) in lines 8 and 9.
This label update may seem strange at this point, but Lemma 12.2 will show that when A(v, j) +
2j > L(v), v has at least 2j +l distinct immediate predecessors with label at least A(v, j) - 2j . Thus,
v has at least A(v, j) - 2i + 2 j+1 predecessors, and the label is updated accordingly.
At this point, if v's label increases (whether in line 2 or line 7), then follow all outgoing edges
whose targets have cached labels that are < L(v), i.e., targets that may need to have their label
increased. Finally, when the algorithm has finished following outgoing edges, associate v's new
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label L(v) with cache(u, v) and update the edge (u, v) in u's outgoing edge list.
Some comments on implementation details appear next.
Implementing the outgoing-edge set
The outgoing-edge set data structure is straightforward to implement. The variable outgoing(v) is
an n-slot array, each slot containing a linked list of outgoing edges. If cache(v, w) = x, then a
pointer to w is stored in a linked list at slot x in the array. Updating an edge (i.e., in line 14) is easy
in that it simply involves removing it from one linked list and adding it to another.
To determine which edges to follow (in line 11), follow all outgoing edges in array slots between
v's old label and v's new label. After following each edge, the target's label (and hence the edge's
cached label) has increased beyond v's current label L(v). Thus, when FOLLOW(u, v) returns, there
are no outgoing edges stored in array slots 0,..., L(v). As a result, each slot of the array need be
examined only once during the entire execution.
Calculating in the RAM model
Some machine models allow for a constant-time Ig calculation, but this chapter does not require
such an assumption. Since the algorithm only compute this logarithm for at most n different values
(i.e., the difference in the possible labels), these values can be precomputed and stored in a size-n
logarithm table with all the necessary entries. Even a naive algorithm for computing base-2 loga-
rithms of lg n-bit numbers requires only O (log n) time using only additions (repeated doubling) and
comparisons. The O(n log n) time for pre-computing the entire table is dwarfed by the O(n 2 log n)
time of the topological-ordering algorithm.
Similarly, one could precompute a table for calculating 2j +2 using only additions, thereby not
requiring a bitshift operation in the machine model.
Supporting predecessor/successor queries
As described so far, our data structure supports only queries of the form, "Does u precede v in
the topological ordering?" It does not (efficiently) support queries of the form, "What is the next
vertex in the topological ordering after u?" These queries are easy to support without increasing the
asymptotic running time.
Throughout the execution of the algorithm, maintain a linked list matching the topological or-
dering. To search into the linked list, also maintain a balanced search tree (BST) (see [72, Chapter
12]), ordered/keyed by label, where ties are broken by unique vertex identifiers. Initially the ver-
tices are simply sorted by identifier. Whenever v's label increases, remove v from the tree and
reinsert it with key equal to its new label. Query the BST for v's predecessor u, and move v from
its current location in the linked list, instead locating v after its BST-predecessor u. Since labels
have maximum value of n - 1 (shown later in Lemma 12.2), a node v is reinserted at most n - 1
times, resulting in n BST insertions and predecessor queries, as well as n linked-list moves, per
vertex. Each BST operations has cost O(log n) (using a reasonable BST implementation), and each
linked-list operation has constant cost. The total additive cost of O(n 2 log n) for the O(n 2) BST
operations has no effect on the asymptotic running time of our algorithm.
Detecting a cycle
Thus far, we have assumed that no edge insertion introduces a cycle to the graph. It is easy to
modify our algorithm to detect the introduction of a cycle, although the performance bounds only
181
hold until the first cycle is detected; that is, we provide no mechanism for deleting an edge aside
from rebuilding the entire data structure.
To detect whether the addition of (u, v) introduces a cycle, simply check whether u is ever
visited during the depth-first search performed while following edges. If so, there is a cycle. The
nodes in the cycle can be found by a separate graph search.
12.3 Analysis
This section analyzes the algorithm from Section 12.2. There are three key statements and proofs
here. First, the ordering induced by the labels is, in fact, a topological order. Second, the labels
are bounded by n. Lastly, the total cost of inserting m edges is O(n 2 log n), and this analysis to be
tight. The key observation for this last theorem is that no edge is followed too many times.
Correctness of the topological ordering
This first theorem shows that the data structure maintains a valid topological ordering.
Theorem 12.1 After completely processing each edge insertion, if ((u, v)) E E, then L(u) < L(v).
Proof Initially, the labels trivially induce a good ordering since there are no edges in the dag. As-
sume, for the sake of contradiction, that after some edge insertion the theorem is violated. Consider
the first edge insertion causing a violation, and let edge (u, v) be an edge for which L(u) > L(v).
During the edge insertion, the label L(u) must have increased, thereby causing the violation. If we
subsequently followed (u, v), then L(v) would have increased beyond L(u) (in line 2).
Suppose, therefore, that we did not follow (u, v) after the last increase to L(u). It follows that
cache(u, v) > L(u), as the edge was not followed in lines 11-12. We know that the cached label
cache(u, v) < L(v), since L(v) is nondecreasing. Hence, L(v) > cache(u, v) > L(u), which is a
contradiction. 17
Bounded labels
This next lemma shows that the value of each label is bounded by n. (This fact also ensures that
each label can be stored in a single word, which has been implicit throughout.)
Lemma 12.2 For v E V, let Pred(v) be the total number of predecessors of v. Then at any point
during the algorithm execution, L(v) < Pred(v) < n.
Proof We proceed by induction over the number of edges that have been followed. Initially,
L(v) = 0, and the claim holds trivially. Assume the lemma is true before following the edge (u, v).
We show that it holds after following the edge. If label L(v) does not increase, then the claim
follows immediately, as L(v) Pred(v) by inductive hypothesis.
Suppose instead that L(v) increases while following (u, v). There are two places that v's label
increases: line 2 and line 7 of Figure 12-2. In the first case, L(v) +-- L(u) + 1. By inductive
hypothesis, L(u) < Pred(u), and we know that Pred(u) < Pred(v) since the predecessors of
v include all the predecessors of u plus the node v itself. (Recall that v is considered to be a
predecessor of itself.) Thus, L(v) = L(u) + 1 < Pred(u) + 1 < Pred(v), and the claim follows.
In the second case, L(v) increases in line 7 as a result of N(v, j) increasing to 2i + 2. We fix j
for the remainder of this proof. First, we observe that L(v) increasing here implies that (prior to the
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update) L(v) < A(v, j) + 2J. (Otherwise the label L(v) would remain unchanged.) Consider the
2 j+2 increases to N(v, j) since the last time it was reset to 0.
We claim that each distinct edge contributed at most 2 such increases to N(v, j). Suppose for the
sake of contradiction that some edge (u, v) contributed 3 or more increases to N(v, j), and consider
the last 3 such increases. For x E {u, v}, let Ll(x), L2 (x), and L3 (x) be the values of x's label
immediately prior to these 3 increases, respectively. Since the counter increases, Li (v) - Li (u) >
2j-'. (Recall that this inequality follows from the choice of j, see line 4.)
Moreover, since cache(u, v) is updated after each edge is followed, and since the edge is only
followed if the label L(u) exceeds the cached value of L(v), we can conclude that L2 (u) 2 L1(v)
and L 3 (u) > L 2 (v). Combining these two facts, we conclude that L 2 (v) > L 2 (u)+2 j - 1 > Li(v)+
2j - 1 and L 3 (v) > L 3 (u) + 2 j - 1 2 L 2 (v) + 2j - 1 , which together imply that L3 (v) > Li(v) + 2j .
Finally, since the counter does not reset between these increases, and A(v, j) represents v's label
at the time of the previous reset, L1 (v) > A(v, j). It follows that L(v) > L3(v) > A(v, j) + 2j ,
which is a contradiction.
We therefore conclude that each edge contributes at most 2 increases to N(v, j). Since there
have been 2j+2 increases when the counter resets (causing the label of v to be increased), we con-
clude that there are at least 2j+2/2 distinct edges contributing to N(v, j). Fix some u such that (u, v)
contributes to N(v, j). Each time edge (u, v) contributes to the count, we have L(u) L(v) - 2J
(again, by the way in which j was chosen on line 4). Thus, since L(v) A(v, j), we know that
L(u) > A(v,j) - 2J.
Thus, v has at least 2j + 1 distinct immediate predecessors with label at least A(v, j) - 2j. We
call these vertices the "contributing predecessors."
Let x be a topologically earliest contributing predecessor. By inductive hypothesis, we have
Pred(x) 2 L(x). All of x's predecessors are predecessors of v. Moreover, none of the other
contributing predecessors, nor v itself, are predecessors of x. Thus, Preds(v) > Preds(x) + 2j +1 >
L(x) + 2j + l > (A(v, j) - 2j ) + 2j +  = A(v,j) + 2j . Noting that the label L(v) is increased to
A(v, j) + 21 completes the proof. O
Complexity analysis of insertions
Let us now consider the total cost of m edge insertions, showing that the total cost is O(n 2 log n).
The key observation is that no vertex is visited too many times, specifically, more than O(n log n)
times. The main idea of the proof is the amortize the cost of following an edge directed towards v
against the number of times that the label of v is increased.
Lemma 12.3 In every execution, for every v E V, vertex v is visited at most O(n log n) times.
Proof Whenever visiting v, either L(v) increases (line 2), or N(v, j) increases for some j (line 5).
The former occurs at most n - 1 times over the course of the algorithm.
For the latter case, consider the jth counter. Whenever the counter reaches 2j+ 2 it resets. Let
Ai(v, j) denote the value of v's label associated with the ith reset. Observe Ai+l(v, j) 2 Ai(v, j) +
2' due to the update in line 7, or more generally Ai(v, j) > i2J. Since n > L(v) A(v, j), it
follows that the maximum value of i here is [(n - 1)/2J], and hence N(v, j) can be increased at
most
2j +2 ([(n- 1)/2] + 1) < --7- + 2 j + 2 -< 4n + 2j + 223
times. Summing over all O(log n) values of j gives O(n log n) counter increments and hence
visitations of v. LO
Combining Lemma 12.3 with a cost analysis of each call to FOLLOW yields the total running time:
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Theorem 12.4 The total running time to perform up to m edge insertions is O(n 2 log n).
Proof To reach this bound, we calculate the cost of each call to FOLLOW, and multiply by the
total number of times that any node is visited. Ignoring lines 11-12, each step of FOLLOW has
constant cost. The only remaining cost is due to finding edges to follow in the outgoing-edge data
structure. The outgoing-edge data structure is a size-n array of linked lists. We visit each array cell
only once over the entire course of the algorithm, for an aggregate cost of O(n). We charge the
0(1) cost of traversing the linked list against the outgoing edge followed. Multiplying the array-
traversal cost for each outgoing-edge data structure by n vertices yields a total cost for our algorithm
of O(n 2 + F), where F is the total number of edge followings. Applying Lemma 12.3 completes
the proof. E
Finally, the following theorem shows that the analysis is tight.
Theorem 12.5 For any sufficiently large n, there exists a sequence of O(n 2) edge insertions on an
n-vertex dag that causes our algorithm to follow Q(n 2 log n) edges.
Proof Without loss of generality, suppose n = 3k - 4, where k > 23 is a power of 2. The
graph we construct consists of three categories of vertices: (1) vertices uo, ul, ... , uk-1, (2) sets of
vertices So, Si, ... , Slg(k)-3 with ISj I = 2j+2 (so Ej ISj I = k - 4), and (3) a set of vertices T with
IT = k. Initially there are no edges in the graph, and all labels are 0.
First, add edges (ui, ui+l) in order for 0 < i < k - 1. After these edge additions, L(ui) = i.
These labels are invariant over the remainder of the edge insertions - we use these vertices as
anchors to increase the labels of all the other vertices. In fact, the only time the labels of any other
vertex v E (Uj Sj) U T will increase is when adding an edge (ui, v).
The edge insertions proceed in phases ranging from 1 to k. In phase i, first insert edge (ui-1, t)
for all t E T, thereby increasing L(t) such that L(t) = i. Next, consider each j for which i is a
multiple of 2J. There are two cases.
Case 1: If i = 2j, add edges (sj, t) for all sj E Sj and t E T. Observe that before the edge addition,
N(t,j) = 0, A(t,j) = 0, and L(sj) = 0 = L(t) - 23. After the 2j+2th edge insertion, N(t,j)
reaches 2i+2. We have, however, that L(t) 2 A(t, j) + 2j, and hence L(t) does not increase. The
counter N(t, j) is subsequently reset to 0, and A(t, j) +-- L(t) = 2j. Finally, cache(sj,t) <- 2i as
well.
Case 2: Otherwise, i > 2 -2, and the edges (sj, t) already exist. Instead, insert edges (ui-2-1, sj),
for all sj E Sj. This edge insertion causes L(sj) to increase to the next multiple of 2J. After the
update, we have L(sj) = cache(sj, t) = A(t, j) = i - 2j, and hence all edges (sj, t) are followed.
The counter N(t, j) again resets to 0, A(t, j) + L(t) = i, and finally cache(sj, t) +- i.
In both cases, whenever the phase number i is a multiple of 2j, we follow all edges (sj, t) for all
sj E Sj and t E T. Consider a fixed j. There are ISjl - ITI = 2j + 2k such edges. Summing over all
k/2j phases during which the phase number is a multiple of 23, there are (2J+2k)(k/2 j ) = 4k 2 =
OQ(n 2) edge followings from vertices in Sj to vertices in T. Summing over all Ig(k) - 2 = E(log n)
values of j yields a total of Q(n 2 log n) edge followings. rO
12.4 Concluding remarks
This chapter has shown how to solve the problem of incremental topological ordering where the
total cost of inserting m edges into a graph containing n vertices is O(n 2 log n). It supports order
queries of the form "Does u come before v in the topological ordering?" in 0(1) time, and, with
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minor modifications, it can support successor/predecessor queries in 0(1) time. For dense graphs
where m > n4 / 3 log 2/ 3 n, this algorithm is the most efficient to date.
As presented, the algorithm requires O(n 2 ) space (in terms of machine words, not bits); using a
priority queue to manage the outgoing edges should reduce the space to O(m + n log n) but increase
the running time to O(n 2 log 2 n).
The major open question is whether the new techniques introduced in this paper can yield im-
provements in the sparse case. For our algorithm, there exists an instance of n - 1 edge insertions
that requires Q(n 2 ) work. For example, always adding edges to the front of a chain results in rela-
belling every node in the chain on every edge insertion. It would be interesting, however, if some
variant of our approach leads to a good algorithm for sparse graphs.
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Chapter 13
Conclusions
In this thesis, I have presented many algorithms and techniques for designing provably good parallel
and cache-efficient algorithms. As problem-specific conclusions occurred at the end of each chapter,
this chapter is reserved for more general discussions.
Many of the problems and solutions I presented are motivated by issues that arise in designing
a good parallel-programming infrastructure. The goal in Chapters 2-3, for example, is to make
dealing with concurrent accesses to data a bit easier for the programmer. Similarly, the scheduling
algorithms in Chapters 4 and 5 should be incorporated into a runtime system and ignored by the av-
erage programmer. Even the cache-oblivious dictionaries in Chapters 8-10 and CSB multiplication
algorithm in Chapter 6 can be rolled into libraries that may be incorporated into larger systems.
One of the main problems I addressed is concurrency control. Both Chapters 2 and 3 as well
as Chapter 5 addressed this issue to some degree. Many questions remain. How can we analyze
programs that use locks/transactions in general? Chapters 2, 3, and 8 all gave algorithms that use
locks and attain provably good performance, but what about other algorithms? Is there a general
methodology for locking that guarantees good performance? There are several different approaches
in this thesis. For SP-maintenance and conflict detection, I limited the degree of locking. For CSB
matrix-vector multiplication, I duplicated data to avoid contention. The concurrent CO B-trees,
on the other hand, incorporated randomization. All of these focus on structuring an algorithm to
reduce the cost of the concurrent accesses; what about analyzing an arbitrary class of programs (say
fork-join programs) that use locks?
Another theme throughout this thesis has been amortization, which occurs in many of the al-
gorithms. For both the SP-maintenance and conflict detection problems, I incorporated serial data
structures into a shared, parallel data structure. These serial data structures included some amortized
element, which presented a challenge as it seems that a slow amortized operation occurring at the
wrong time could effectively increase the span of the computation. To compensate, the solutions I
presented were able to bypass the amortization at certain points. I suspect, however, that this bypass
is unnecessary, at least for these types of algorithms. Can we prove that these slow amortized steps
do not, in fact, increase the runtime?
Amortization remains a powerful tool in sequential algorithms, but their effectiveness is still
unclear in parallel programs. Yes, this thesis did include a couple of examples, but I did not solve
the general challenge of parallelizing amortized codes. The first solution we were toying with for
SP-maintenance, for example, was to take the SP-order code and simply parallelize the underly-
ing order-maintenance data structure. This approach proved ineffective as it seemed possible to
construct input computation dags that would cause high contention on a small region in the data
structure. All I can say, however, is that what we tried did not work; we did not prove any lower
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bounds on parallelizing an order-maintenance data structure.
Finally, I addressed several variants of cache-oblivious dictionaries in this thesis. The two main
contributions were adding concurrency and exploring the cost tradeoff on operations. I am curious to
see whether any of these techniques can be incorporated into other cache-oblivious data structures.
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